About the Execution of LoLA for CSRepetitions-PT-04
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 3834.195 | 396265.00 | 383929.00 | 4400.30 | ??TTF???T?FTTTF? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r070-smll-167814396700066.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is CSRepetitions-PT-04, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r070-smll-167814396700066
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.9M
-rw-r--r-- 1 mcc users 36K Feb 25 11:55 CTLCardinality.txt
-rw-r--r-- 1 mcc users 175K Feb 25 11:55 CTLCardinality.xml
-rw-r--r-- 1 mcc users 42K Feb 25 11:53 CTLFireability.txt
-rw-r--r-- 1 mcc users 202K Feb 25 11:53 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 23K Feb 25 15:41 LTLCardinality.txt
-rw-r--r-- 1 mcc users 70K Feb 25 15:41 LTLCardinality.xml
-rw-r--r-- 1 mcc users 20K Feb 25 15:41 LTLFireability.txt
-rw-r--r-- 1 mcc users 71K Feb 25 15:41 LTLFireability.xml
-rw-r--r-- 1 mcc users 91K Feb 25 11:59 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 381K Feb 25 11:59 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 114K Feb 25 11:57 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 504K Feb 25 11:57 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 3.1K Feb 25 15:41 UpperBounds.txt
-rw-r--r-- 1 mcc users 6.5K Feb 25 15:41 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 87K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME CSRepetitions-PT-04-CTLFireability-00
FORMULA_NAME CSRepetitions-PT-04-CTLFireability-01
FORMULA_NAME CSRepetitions-PT-04-CTLFireability-02
FORMULA_NAME CSRepetitions-PT-04-CTLFireability-03
FORMULA_NAME CSRepetitions-PT-04-CTLFireability-04
FORMULA_NAME CSRepetitions-PT-04-CTLFireability-05
FORMULA_NAME CSRepetitions-PT-04-CTLFireability-06
FORMULA_NAME CSRepetitions-PT-04-CTLFireability-07
FORMULA_NAME CSRepetitions-PT-04-CTLFireability-08
FORMULA_NAME CSRepetitions-PT-04-CTLFireability-09
FORMULA_NAME CSRepetitions-PT-04-CTLFireability-10
FORMULA_NAME CSRepetitions-PT-04-CTLFireability-11
FORMULA_NAME CSRepetitions-PT-04-CTLFireability-12
FORMULA_NAME CSRepetitions-PT-04-CTLFireability-13
FORMULA_NAME CSRepetitions-PT-04-CTLFireability-14
FORMULA_NAME CSRepetitions-PT-04-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678247743199
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=CSRepetitions-PT-04
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT CSRepetitions-PT-04
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
FORMULA CSRepetitions-PT-04-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CSRepetitions-PT-04-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CSRepetitions-PT-04-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CSRepetitions-PT-04-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CSRepetitions-PT-04-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CSRepetitions-PT-04-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CSRepetitions-PT-04-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CSRepetitions-PT-04-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CSRepetitions-PT-04-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678248139464
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 1 (type EXCL) for 0 CSRepetitions-PT-04-CTLFireability-00
lola: time limit : 149 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:756
lola: rewrite Frontend/Parser/formula_rewrite.k:691
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:754
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-02: AXAU 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-10: AXAF 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/224 3/32 CSRepetitions-PT-04-CTLFireability-00 554699 m, 110939 m/sec, 3567884 t fired, .
Time elapsed: 6 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-02: AXAU 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-10: AXAF 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/224 5/32 CSRepetitions-PT-04-CTLFireability-00 1072389 m, 103538 m/sec, 6975675 t fired, .
Time elapsed: 11 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-02: AXAU 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-10: AXAF 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/224 8/32 CSRepetitions-PT-04-CTLFireability-00 1574748 m, 100471 m/sec, 10321442 t fired, .
Time elapsed: 16 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-02: AXAU 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-10: AXAF 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/224 10/32 CSRepetitions-PT-04-CTLFireability-00 2064028 m, 97856 m/sec, 13584555 t fired, .
Time elapsed: 21 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-02: AXAU 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-10: AXAF 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/224 12/32 CSRepetitions-PT-04-CTLFireability-00 2542115 m, 95617 m/sec, 16768795 t fired, .
Time elapsed: 26 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-02: AXAU 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-10: AXAF 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/224 14/32 CSRepetitions-PT-04-CTLFireability-00 3000631 m, 91703 m/sec, 19793966 t fired, .
Time elapsed: 31 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-02: AXAU 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-10: AXAF 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/224 16/32 CSRepetitions-PT-04-CTLFireability-00 3468379 m, 93549 m/sec, 22885841 t fired, .
Time elapsed: 36 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-02: AXAU 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-10: AXAF 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/224 18/32 CSRepetitions-PT-04-CTLFireability-00 3932128 m, 92749 m/sec, 25954713 t fired, .
Time elapsed: 41 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-02: AXAU 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-10: AXAF 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 45/224 20/32 CSRepetitions-PT-04-CTLFireability-00 4388503 m, 91275 m/sec, 28970879 t fired, .
Time elapsed: 46 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-02: AXAU 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-10: AXAF 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 50/224 22/32 CSRepetitions-PT-04-CTLFireability-00 4843915 m, 91082 m/sec, 31971547 t fired, .
Time elapsed: 51 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-02: AXAU 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-10: AXAF 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 55/224 25/32 CSRepetitions-PT-04-CTLFireability-00 5294933 m, 90203 m/sec, 34934561 t fired, .
Time elapsed: 56 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-02: AXAU 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-10: AXAF 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 60/224 27/32 CSRepetitions-PT-04-CTLFireability-00 5739901 m, 88993 m/sec, 37890314 t fired, .
Time elapsed: 61 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-02: AXAU 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-10: AXAF 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 65/224 29/32 CSRepetitions-PT-04-CTLFireability-00 6189670 m, 89953 m/sec, 40892450 t fired, .
Time elapsed: 66 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-02: AXAU 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-10: AXAF 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 70/224 31/32 CSRepetitions-PT-04-CTLFireability-00 6632372 m, 88540 m/sec, 43813355 t fired, .
Time elapsed: 71 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for CSRepetitions-PT-04-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-02: AXAU 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-10: AXAF 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 76 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 49 (type EXCL) for 30 CSRepetitions-PT-04-CTLFireability-10
lola: time limit : 234 sec
lola: memory limit: 32 pages
lola: FINISHED task # 49 (type EXCL) for CSRepetitions-PT-04-CTLFireability-10
lola: result : true
lola: markings : 36
lola: fired transitions : 36
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 48 (type EXCL) for 6 CSRepetitions-PT-04-CTLFireability-02
lola: time limit : 251 sec
lola: memory limit: 32 pages
lola: FINISHED task # 48 (type EXCL) for CSRepetitions-PT-04-CTLFireability-02
lola: result : false
lola: markings : 136
lola: fired transitions : 150
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 46 (type EXCL) for 45 CSRepetitions-PT-04-CTLFireability-15
lola: time limit : 271 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 5/271 3/32 CSRepetitions-PT-04-CTLFireability-15 503391 m, 100678 m/sec, 3518884 t fired, .
Time elapsed: 81 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 10/271 5/32 CSRepetitions-PT-04-CTLFireability-15 993315 m, 97984 m/sec, 6954516 t fired, .
Time elapsed: 86 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 15/271 7/32 CSRepetitions-PT-04-CTLFireability-15 1471523 m, 95641 m/sec, 10298173 t fired, .
Time elapsed: 91 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 20/271 9/32 CSRepetitions-PT-04-CTLFireability-15 1938348 m, 93365 m/sec, 13543784 t fired, .
Time elapsed: 96 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 25/271 11/32 CSRepetitions-PT-04-CTLFireability-15 2397616 m, 91853 m/sec, 16755170 t fired, .
Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 30/271 13/32 CSRepetitions-PT-04-CTLFireability-15 2851076 m, 90692 m/sec, 19861162 t fired, .
Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 35/271 15/32 CSRepetitions-PT-04-CTLFireability-15 3295581 m, 88901 m/sec, 22919883 t fired, .
Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 40/271 17/32 CSRepetitions-PT-04-CTLFireability-15 3733245 m, 87532 m/sec, 25900344 t fired, .
Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 45/271 19/32 CSRepetitions-PT-04-CTLFireability-15 4169768 m, 87304 m/sec, 28853155 t fired, .
Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 50/271 21/32 CSRepetitions-PT-04-CTLFireability-15 4594307 m, 84907 m/sec, 31745901 t fired, .
Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 55/271 23/32 CSRepetitions-PT-04-CTLFireability-15 5020427 m, 85224 m/sec, 34636903 t fired, .
Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 60/271 25/32 CSRepetitions-PT-04-CTLFireability-15 5445814 m, 85077 m/sec, 37507625 t fired, .
Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 65/271 27/32 CSRepetitions-PT-04-CTLFireability-15 5872425 m, 85322 m/sec, 40371837 t fired, .
Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 70/271 29/32 CSRepetitions-PT-04-CTLFireability-15 6291908 m, 83896 m/sec, 43208799 t fired, .
Time elapsed: 146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 75/271 31/32 CSRepetitions-PT-04-CTLFireability-15 6709258 m, 83470 m/sec, 46057357 t fired, .
Time elapsed: 151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 46 (type EXCL) for CSRepetitions-PT-04-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 40 (type EXCL) for 39 CSRepetitions-PT-04-CTLFireability-13
lola: time limit : 287 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for CSRepetitions-PT-04-CTLFireability-13
lola: result : true
lola: markings : 1132451
lola: fired transitions : 2919951
lola: time used : 5.000000
lola: memory pages used : 6
lola: LAUNCH task # 37 (type EXCL) for 36 CSRepetitions-PT-04-CTLFireability-12
lola: time limit : 312 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
CSRepetitions-PT-04-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 0/312 1/32 CSRepetitions-PT-04-CTLFireability-12 14820 m, 2964 m/sec, 34709 t fired, .
Time elapsed: 161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 37 (type EXCL) for CSRepetitions-PT-04-CTLFireability-12
lola: result : true
lola: markings : 1082540
lola: fired transitions : 2587620
lola: time used : 3.000000
lola: memory pages used : 5
lola: LAUNCH task # 34 (type EXCL) for 33 CSRepetitions-PT-04-CTLFireability-11
lola: time limit : 343 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for CSRepetitions-PT-04-CTLFireability-11
lola: result : true
lola: markings : 15820
lola: fired transitions : 41336
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 CSRepetitions-PT-04-CTLFireability-09
lola: time limit : 381 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
CSRepetitions-PT-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 1/381 2/32 CSRepetitions-PT-04-CTLFireability-09 346429 m, 69285 m/sec, 737658 t fired, .
Time elapsed: 166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
CSRepetitions-PT-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 6/381 5/32 CSRepetitions-PT-04-CTLFireability-09 886696 m, 108053 m/sec, 3563635 t fired, .
Time elapsed: 171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
CSRepetitions-PT-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 11/381 7/32 CSRepetitions-PT-04-CTLFireability-09 1360479 m, 94756 m/sec, 6280194 t fired, .
Time elapsed: 176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
CSRepetitions-PT-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 16/381 9/32 CSRepetitions-PT-04-CTLFireability-09 1819336 m, 91771 m/sec, 8926527 t fired, .
Time elapsed: 181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
CSRepetitions-PT-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 21/381 11/32 CSRepetitions-PT-04-CTLFireability-09 2263175 m, 88767 m/sec, 11479141 t fired, .
Time elapsed: 186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
CSRepetitions-PT-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 26/381 13/32 CSRepetitions-PT-04-CTLFireability-09 2703640 m, 88093 m/sec, 13997894 t fired, .
Time elapsed: 191 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
CSRepetitions-PT-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 31/381 15/32 CSRepetitions-PT-04-CTLFireability-09 3131369 m, 85545 m/sec, 16441318 t fired, .
Time elapsed: 196 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
CSRepetitions-PT-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 36/381 17/32 CSRepetitions-PT-04-CTLFireability-09 3546371 m, 83000 m/sec, 18813554 t fired, .
Time elapsed: 201 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
CSRepetitions-PT-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 41/381 18/32 CSRepetitions-PT-04-CTLFireability-09 3959264 m, 82578 m/sec, 21158010 t fired, .
Time elapsed: 206 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
CSRepetitions-PT-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 46/381 20/32 CSRepetitions-PT-04-CTLFireability-09 4380819 m, 84311 m/sec, 23566242 t fired, .
Time elapsed: 211 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
CSRepetitions-PT-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 51/381 22/32 CSRepetitions-PT-04-CTLFireability-09 4796524 m, 83141 m/sec, 25932736 t fired, .
Time elapsed: 216 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
CSRepetitions-PT-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 56/381 24/32 CSRepetitions-PT-04-CTLFireability-09 5211337 m, 82962 m/sec, 28280020 t fired, .
Time elapsed: 221 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
CSRepetitions-PT-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 61/381 26/32 CSRepetitions-PT-04-CTLFireability-09 5623571 m, 82446 m/sec, 30625877 t fired, .
Time elapsed: 226 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
CSRepetitions-PT-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 66/381 28/32 CSRepetitions-PT-04-CTLFireability-09 6030467 m, 81379 m/sec, 32946500 t fired, .
Time elapsed: 231 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
CSRepetitions-PT-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 71/381 30/32 CSRepetitions-PT-04-CTLFireability-09 6435816 m, 81069 m/sec, 35235563 t fired, .
Time elapsed: 236 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
CSRepetitions-PT-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 76/381 31/32 CSRepetitions-PT-04-CTLFireability-09 6843923 m, 81621 m/sec, 37599028 t fired, .
Time elapsed: 241 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 28 (type EXCL) for CSRepetitions-PT-04-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
CSRepetitions-PT-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 246 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 25 (type EXCL) for 24 CSRepetitions-PT-04-CTLFireability-08
lola: time limit : 419 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for CSRepetitions-PT-04-CTLFireability-08
lola: result : true
lola: markings : 160
lola: fired transitions : 225
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 CSRepetitions-PT-04-CTLFireability-07
lola: time limit : 479 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-08: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
CSRepetitions-PT-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 5/479 8/32 CSRepetitions-PT-04-CTLFireability-07 1482333 m, 296466 m/sec, 3639868 t fired, .
Time elapsed: 251 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-08: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
CSRepetitions-PT-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 10/479 14/32 CSRepetitions-PT-04-CTLFireability-07 2900939 m, 283721 m/sec, 7361291 t fired, .
Time elapsed: 256 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-08: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
CSRepetitions-PT-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 15/479 20/32 CSRepetitions-PT-04-CTLFireability-07 4211352 m, 262082 m/sec, 10968414 t fired, .
Time elapsed: 261 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-08: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
CSRepetitions-PT-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 20/479 26/32 CSRepetitions-PT-04-CTLFireability-07 5490762 m, 255882 m/sec, 14559598 t fired, .
Time elapsed: 266 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-08: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
CSRepetitions-PT-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 25/479 31/32 CSRepetitions-PT-04-CTLFireability-07 6722679 m, 246383 m/sec, 18113045 t fired, .
Time elapsed: 271 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 22 (type EXCL) for CSRepetitions-PT-04-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-08: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
CSRepetitions-PT-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 276 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 16 (type EXCL) for 15 CSRepetitions-PT-04-CTLFireability-05
lola: time limit : 554 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-08: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
CSRepetitions-PT-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 5/554 9/32 CSRepetitions-PT-04-CTLFireability-05 1811163 m, 362232 m/sec, 2450908 t fired, .
Time elapsed: 281 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-08: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
CSRepetitions-PT-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 10/554 18/32 CSRepetitions-PT-04-CTLFireability-05 3641237 m, 366014 m/sec, 5118709 t fired, .
Time elapsed: 286 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-08: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
CSRepetitions-PT-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 15/554 26/32 CSRepetitions-PT-04-CTLFireability-05 5390759 m, 349904 m/sec, 7792295 t fired, .
Time elapsed: 291 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 16 (type EXCL) for CSRepetitions-PT-04-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-08: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
CSRepetitions-PT-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 296 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 10 (type EXCL) for 9 CSRepetitions-PT-04-CTLFireability-03
lola: time limit : 660 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for CSRepetitions-PT-04-CTLFireability-03
lola: result : true
lola: markings : 48
lola: fired transitions : 49
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 CSRepetitions-PT-04-CTLFireability-01
lola: time limit : 826 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-03: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-08: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
CSRepetitions-PT-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/826 8/32 CSRepetitions-PT-04-CTLFireability-01 1649214 m, 329842 m/sec, 2921843 t fired, .
Time elapsed: 301 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-03: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-08: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
CSRepetitions-PT-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/826 15/32 CSRepetitions-PT-04-CTLFireability-01 3255348 m, 321226 m/sec, 5932357 t fired, .
Time elapsed: 306 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-03: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-08: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
CSRepetitions-PT-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/826 23/32 CSRepetitions-PT-04-CTLFireability-01 4867573 m, 322445 m/sec, 8909466 t fired, .
Time elapsed: 311 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-03: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-08: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
CSRepetitions-PT-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/826 30/32 CSRepetitions-PT-04-CTLFireability-01 6403239 m, 307133 m/sec, 11900855 t fired, .
Time elapsed: 316 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for CSRepetitions-PT-04-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-03: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-08: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
CSRepetitions-PT-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-13: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 321 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 43 (type EXCL) for 42 CSRepetitions-PT-04-CTLFireability-14
lola: time limit : 1093 sec
lola: memory limit: 32 pages
lola: FINISHED task # 43 (type EXCL) for CSRepetitions-PT-04-CTLFireability-14
lola: result : false
lola: markings : 53
lola: fired transitions : 251
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 CSRepetitions-PT-04-CTLFireability-06
lola: time limit : 1639 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-03: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-08: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
CSRepetitions-PT-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-13: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 5/1639 4/32 CSRepetitions-PT-04-CTLFireability-06 697084 m, 139416 m/sec, 3720556 t fired, .
Time elapsed: 326 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-03: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-08: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
CSRepetitions-PT-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-13: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 10/1639 6/32 CSRepetitions-PT-04-CTLFireability-06 1218297 m, 104242 m/sec, 7753397 t fired, .
Time elapsed: 331 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-03: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-08: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
CSRepetitions-PT-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-13: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 15/1639 9/32 CSRepetitions-PT-04-CTLFireability-06 1717053 m, 99751 m/sec, 11772656 t fired, .
Time elapsed: 336 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-03: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-08: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
CSRepetitions-PT-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-13: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 20/1639 11/32 CSRepetitions-PT-04-CTLFireability-06 2193130 m, 95215 m/sec, 15773384 t fired, .
Time elapsed: 341 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-03: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-08: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
CSRepetitions-PT-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-13: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 25/1639 13/32 CSRepetitions-PT-04-CTLFireability-06 2631559 m, 87685 m/sec, 19717867 t fired, .
Time elapsed: 346 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-03: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-08: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
CSRepetitions-PT-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-13: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 30/1639 15/32 CSRepetitions-PT-04-CTLFireability-06 3119602 m, 97608 m/sec, 23715457 t fired, .
Time elapsed: 351 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-03: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-08: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
CSRepetitions-PT-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-13: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 35/1639 17/32 CSRepetitions-PT-04-CTLFireability-06 3575095 m, 91098 m/sec, 27671147 t fired, .
Time elapsed: 356 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-03: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-08: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
CSRepetitions-PT-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-13: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 40/1639 19/32 CSRepetitions-PT-04-CTLFireability-06 4025137 m, 90008 m/sec, 31671294 t fired, .
Time elapsed: 361 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-03: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-08: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
CSRepetitions-PT-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-13: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 45/1639 21/32 CSRepetitions-PT-04-CTLFireability-06 4457691 m, 86510 m/sec, 35702243 t fired, .
Time elapsed: 366 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-03: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-08: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
CSRepetitions-PT-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-13: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 50/1639 23/32 CSRepetitions-PT-04-CTLFireability-06 4873589 m, 83179 m/sec, 39726976 t fired, .
Time elapsed: 371 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-03: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-08: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
CSRepetitions-PT-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-13: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 55/1639 26/32 CSRepetitions-PT-04-CTLFireability-06 5368851 m, 99052 m/sec, 43813238 t fired, .
Time elapsed: 376 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-03: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-08: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
CSRepetitions-PT-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-13: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 60/1639 28/32 CSRepetitions-PT-04-CTLFireability-06 5828227 m, 91875 m/sec, 47870252 t fired, .
Time elapsed: 381 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-03: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-08: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
CSRepetitions-PT-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-13: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 65/1639 30/32 CSRepetitions-PT-04-CTLFireability-06 6291538 m, 92662 m/sec, 51970221 t fired, .
Time elapsed: 386 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-03: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-08: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
CSRepetitions-PT-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-13: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 70/1639 32/32 CSRepetitions-PT-04-CTLFireability-06 6719463 m, 85585 m/sec, 56011940 t fired, .
Time elapsed: 391 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 19 (type EXCL) for CSRepetitions-PT-04-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-03: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-08: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
CSRepetitions-PT-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-13: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-PT-04-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-PT-04-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-PT-04-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 396 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 13 (type EXCL) for 12 CSRepetitions-PT-04-CTLFireability-04
lola: time limit : 3204 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for CSRepetitions-PT-04-CTLFireability-04
lola: result : false
lola: markings : 122
lola: fired transitions : 256
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-PT-04-CTLFireability-00: CTL unknown AGGR
CSRepetitions-PT-04-CTLFireability-01: CTL unknown AGGR
CSRepetitions-PT-04-CTLFireability-02: AXAU true state space / EXER
CSRepetitions-PT-04-CTLFireability-03: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-04: CTL false CTL model checker
CSRepetitions-PT-04-CTLFireability-05: CTL unknown AGGR
CSRepetitions-PT-04-CTLFireability-06: CTL unknown AGGR
CSRepetitions-PT-04-CTLFireability-07: CTL unknown AGGR
CSRepetitions-PT-04-CTLFireability-08: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-09: CTL unknown AGGR
CSRepetitions-PT-04-CTLFireability-10: AXAF false state space /EXEG
CSRepetitions-PT-04-CTLFireability-11: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-12: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-13: CTL true CTL model checker
CSRepetitions-PT-04-CTLFireability-14: CTL false CTL model checker
CSRepetitions-PT-04-CTLFireability-15: CTL unknown AGGR
Time elapsed: 396 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CSRepetitions-PT-04"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is CSRepetitions-PT-04, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r070-smll-167814396700066"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/CSRepetitions-PT-04.tgz
mv CSRepetitions-PT-04 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;