About the Execution of LoLA for CSRepetitions-COL-05
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
7764.352 | 627677.00 | 623532.00 | 6882.40 | ??T??TFTF?FF?TTT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r070-smll-167814396600026.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is CSRepetitions-COL-05, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r070-smll-167814396600026
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 524K
-rw-r--r-- 1 mcc users 8.6K Feb 25 11:59 CTLCardinality.txt
-rw-r--r-- 1 mcc users 77K Feb 25 11:59 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.3K Feb 25 11:56 CTLFireability.txt
-rw-r--r-- 1 mcc users 51K Feb 25 11:56 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.2K Feb 25 15:41 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 15:41 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.8K Feb 25 15:41 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 15:41 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Feb 25 12:11 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 95K Feb 25 12:11 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 18K Feb 25 12:09 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 136K Feb 25 12:09 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.8K Feb 25 15:41 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Feb 25 15:41 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 equiv_pt
-rw-r--r-- 1 mcc users 3 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 15K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME CSRepetitions-COL-05-CTLFireability-00
FORMULA_NAME CSRepetitions-COL-05-CTLFireability-01
FORMULA_NAME CSRepetitions-COL-05-CTLFireability-02
FORMULA_NAME CSRepetitions-COL-05-CTLFireability-03
FORMULA_NAME CSRepetitions-COL-05-CTLFireability-04
FORMULA_NAME CSRepetitions-COL-05-CTLFireability-05
FORMULA_NAME CSRepetitions-COL-05-CTLFireability-06
FORMULA_NAME CSRepetitions-COL-05-CTLFireability-07
FORMULA_NAME CSRepetitions-COL-05-CTLFireability-08
FORMULA_NAME CSRepetitions-COL-05-CTLFireability-09
FORMULA_NAME CSRepetitions-COL-05-CTLFireability-10
FORMULA_NAME CSRepetitions-COL-05-CTLFireability-11
FORMULA_NAME CSRepetitions-COL-05-CTLFireability-12
FORMULA_NAME CSRepetitions-COL-05-CTLFireability-13
FORMULA_NAME CSRepetitions-COL-05-CTLFireability-14
FORMULA_NAME CSRepetitions-COL-05-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678226984877
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=CSRepetitions-COL-05
Not applying reductions.
Model is COL
CTLFireability PT
[2023-03-07 22:09:48] [INFO ] Running its-tools with arguments : [-pnfolder, ., -examination, CTLFireability, --reduce-single, STATESPACE]
[2023-03-07 22:09:48] [INFO ] Parsing pnml file : /home/mcc/execution/./model.pnml
[2023-03-07 22:09:49] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2023-03-07 22:09:49] [WARNING] Using fallBack plugin, rng conformance not checked
[2023-03-07 22:09:49] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 956 ms
[2023-03-07 22:09:50] [INFO ] Imported 6 HL places and 5 HL transitions for a total of 206 PT places and 325.0 transition bindings in 28 ms.
Parsed 16 properties from file ./CTLFireability.xml in 30 ms.
[2023-03-07 22:09:50] [INFO ] Unfolded HLPN to a Petri net with 206 places and 325 transitions 1175 arcs in 80 ms.
[2023-03-07 22:09:50] [INFO ] Unfolded 16 HLPN properties in 7 ms.
[2023-03-07 22:09:50] [INFO ] Export to MCC of 16 properties in file ./CTLFireability.STATESPACE.xml took 88 ms.
[2023-03-07 22:09:50] [INFO ] Export to PNML in file ./model.STATESPACE.pnml of net with 206 places, 325 transitions and 1175 arcs took 5 ms.
Total runtime 1568 ms.
starting LoLA
BK_INPUT CSRepetitions-COL-05
BK_EXAMINATION: CTLCardinality
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution/unfCTLFireability
FORMULA CSRepetitions-COL-05-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CSRepetitions-COL-05-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CSRepetitions-COL-05-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CSRepetitions-COL-05-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CSRepetitions-COL-05-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CSRepetitions-COL-05-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CSRepetitions-COL-05-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CSRepetitions-COL-05-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CSRepetitions-COL-05-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA CSRepetitions-COL-05-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678227612554
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/unfCTLFireability/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/unfCTLFireability/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/unfCTLFireability/CTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:439
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: LAUNCH task # 1 (type EXCL) for 0 CSRepetitions-COL-05-CTLFireability-00
lola: time limit : 143 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:715
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-13: EXEG 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/188 2/32 CSRepetitions-COL-05-CTLFireability-00 241456 m, 48291 m/sec, 2098966 t fired, .
Time elapsed: 20 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-13: EXEG 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/188 3/32 CSRepetitions-COL-05-CTLFireability-00 491029 m, 49914 m/sec, 4481389 t fired, .
Time elapsed: 25 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-13: EXEG 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/188 4/32 CSRepetitions-COL-05-CTLFireability-00 734979 m, 48790 m/sec, 6870001 t fired, .
Time elapsed: 30 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-13: EXEG 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/188 5/32 CSRepetitions-COL-05-CTLFireability-00 982422 m, 49488 m/sec, 9360454 t fired, .
Time elapsed: 35 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-13: EXEG 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/188 7/32 CSRepetitions-COL-05-CTLFireability-00 1224545 m, 48424 m/sec, 11854761 t fired, .
Time elapsed: 40 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-13: EXEG 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/188 8/32 CSRepetitions-COL-05-CTLFireability-00 1470527 m, 49196 m/sec, 14333947 t fired, .
Time elapsed: 45 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-13: EXEG 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/188 9/32 CSRepetitions-COL-05-CTLFireability-00 1716885 m, 49271 m/sec, 16813878 t fired, .
Time elapsed: 50 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-13: EXEG 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/188 10/32 CSRepetitions-COL-05-CTLFireability-00 1947669 m, 46156 m/sec, 19296642 t fired, .
Time elapsed: 55 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-13: EXEG 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 45/188 11/32 CSRepetitions-COL-05-CTLFireability-00 2186453 m, 47756 m/sec, 21773095 t fired, .
Time elapsed: 60 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-13: EXEG 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 50/188 12/32 CSRepetitions-COL-05-CTLFireability-00 2411584 m, 45026 m/sec, 24253131 t fired, .
Time elapsed: 65 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-13: EXEG 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 55/188 14/32 CSRepetitions-COL-05-CTLFireability-00 2621118 m, 41906 m/sec, 26725904 t fired, .
Time elapsed: 70 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-13: EXEG 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 60/188 15/32 CSRepetitions-COL-05-CTLFireability-00 2881250 m, 52026 m/sec, 29205855 t fired, .
Time elapsed: 75 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-13: EXEG 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 65/188 16/32 CSRepetitions-COL-05-CTLFireability-00 3121776 m, 48105 m/sec, 31693317 t fired, .
Time elapsed: 80 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-13: EXEG 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 70/188 17/32 CSRepetitions-COL-05-CTLFireability-00 3355823 m, 46809 m/sec, 34182223 t fired, .
Time elapsed: 85 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-13: EXEG 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 75/188 18/32 CSRepetitions-COL-05-CTLFireability-00 3586328 m, 46101 m/sec, 36661880 t fired, .
Time elapsed: 90 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-13: EXEG 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 80/188 19/32 CSRepetitions-COL-05-CTLFireability-00 3808679 m, 44470 m/sec, 39130370 t fired, .
Time elapsed: 95 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-13: EXEG 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 85/188 21/32 CSRepetitions-COL-05-CTLFireability-00 4031632 m, 44590 m/sec, 41591864 t fired, .
Time elapsed: 100 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-13: EXEG 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 90/188 22/32 CSRepetitions-COL-05-CTLFireability-00 4257223 m, 45118 m/sec, 44058153 t fired, .
Time elapsed: 105 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-13: EXEG 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 95/188 23/32 CSRepetitions-COL-05-CTLFireability-00 4479928 m, 44541 m/sec, 46515219 t fired, .
Time elapsed: 110 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-13: EXEG 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 100/188 24/32 CSRepetitions-COL-05-CTLFireability-00 4695452 m, 43104 m/sec, 48971261 t fired, .
Time elapsed: 115 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-13: EXEG 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 105/188 25/32 CSRepetitions-COL-05-CTLFireability-00 4904352 m, 41780 m/sec, 51416431 t fired, .
Time elapsed: 120 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-13: EXEG 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 110/188 26/32 CSRepetitions-COL-05-CTLFireability-00 5109646 m, 41058 m/sec, 53847493 t fired, .
Time elapsed: 125 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-13: EXEG 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 115/188 27/32 CSRepetitions-COL-05-CTLFireability-00 5323484 m, 42767 m/sec, 56281049 t fired, .
Time elapsed: 130 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-13: EXEG 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 120/188 28/32 CSRepetitions-COL-05-CTLFireability-00 5568423 m, 48987 m/sec, 58742029 t fired, .
Time elapsed: 135 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-13: EXEG 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 125/188 29/32 CSRepetitions-COL-05-CTLFireability-00 5807660 m, 47847 m/sec, 61204178 t fired, .
Time elapsed: 140 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-13: EXEG 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 130/188 30/32 CSRepetitions-COL-05-CTLFireability-00 6040715 m, 46611 m/sec, 63668014 t fired, .
Time elapsed: 145 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-13: EXEG 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 135/188 32/32 CSRepetitions-COL-05-CTLFireability-00 6266003 m, 45057 m/sec, 66120932 t fired, .
Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for CSRepetitions-COL-05-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-13: EXEG 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 58 (type EXCL) for 57 CSRepetitions-COL-05-CTLFireability-15
lola: time limit : 191 sec
lola: memory limit: 32 pages
lola: FINISHED task # 58 (type EXCL) for CSRepetitions-COL-05-CTLFireability-15
lola: result : true
lola: markings : 3181
lola: fired transitions : 3740
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 55 (type EXCL) for 54 CSRepetitions-COL-05-CTLFireability-14
lola: time limit : 202 sec
lola: memory limit: 32 pages
lola: FINISHED task # 55 (type EXCL) for CSRepetitions-COL-05-CTLFireability-14
lola: result : true
lola: markings : 379
lola: fired transitions : 1151
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 52 (type EXCL) for 51 CSRepetitions-COL-05-CTLFireability-13
lola: time limit : 215 sec
lola: memory limit: 32 pages
lola: FINISHED task # 52 (type EXCL) for CSRepetitions-COL-05-CTLFireability-13
lola: result : true
lola: markings : 35
lola: fired transitions : 35
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 49 (type EXCL) for 48 CSRepetitions-COL-05-CTLFireability-12
lola: time limit : 229 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 5/229 3/32 CSRepetitions-COL-05-CTLFireability-12 585535 m, 117107 m/sec, 1548176 t fired, .
Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 10/229 6/32 CSRepetitions-COL-05-CTLFireability-12 1183140 m, 119521 m/sec, 3226408 t fired, .
Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 15/229 9/32 CSRepetitions-COL-05-CTLFireability-12 1777798 m, 118931 m/sec, 4890776 t fired, .
Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 20/229 12/32 CSRepetitions-COL-05-CTLFireability-12 2353504 m, 115141 m/sec, 6578422 t fired, .
Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 25/229 15/32 CSRepetitions-COL-05-CTLFireability-12 2909474 m, 111194 m/sec, 8272338 t fired, .
Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 30/229 17/32 CSRepetitions-COL-05-CTLFireability-12 3464048 m, 110914 m/sec, 9919564 t fired, .
Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 35/229 20/32 CSRepetitions-COL-05-CTLFireability-12 4054037 m, 117997 m/sec, 11506096 t fired, .
Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 40/229 23/32 CSRepetitions-COL-05-CTLFireability-12 4612994 m, 111791 m/sec, 13173307 t fired, .
Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 45/229 25/32 CSRepetitions-COL-05-CTLFireability-12 5142142 m, 105829 m/sec, 14874567 t fired, .
Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 50/229 28/32 CSRepetitions-COL-05-CTLFireability-12 5700677 m, 111707 m/sec, 16523620 t fired, .
Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 55/229 31/32 CSRepetitions-COL-05-CTLFireability-12 6230822 m, 106029 m/sec, 18208315 t fired, .
Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 49 (type EXCL) for CSRepetitions-COL-05-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 46 (type EXCL) for 45 CSRepetitions-COL-05-CTLFireability-11
lola: time limit : 241 sec
lola: memory limit: 32 pages
lola: FINISHED task # 46 (type EXCL) for CSRepetitions-COL-05-CTLFireability-11
lola: result : false
lola: markings : 374
lola: fired transitions : 431
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 43 (type EXCL) for 38 CSRepetitions-COL-05-CTLFireability-10
lola: time limit : 260 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 5/260 2/32 CSRepetitions-COL-05-CTLFireability-10 222019 m, 44403 m/sec, 2467671 t fired, .
Time elapsed: 220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 10/260 3/32 CSRepetitions-COL-05-CTLFireability-10 441518 m, 43899 m/sec, 5125494 t fired, .
Time elapsed: 225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 15/260 4/32 CSRepetitions-COL-05-CTLFireability-10 646505 m, 40997 m/sec, 7792372 t fired, .
Time elapsed: 230 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 20/260 5/32 CSRepetitions-COL-05-CTLFireability-10 864034 m, 43505 m/sec, 10449360 t fired, .
Time elapsed: 235 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 25/260 6/32 CSRepetitions-COL-05-CTLFireability-10 1067791 m, 40751 m/sec, 13119331 t fired, .
Time elapsed: 240 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 30/260 7/32 CSRepetitions-COL-05-CTLFireability-10 1262590 m, 38959 m/sec, 15781763 t fired, .
Time elapsed: 245 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 35/260 8/32 CSRepetitions-COL-05-CTLFireability-10 1470674 m, 41616 m/sec, 18435505 t fired, .
Time elapsed: 250 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 40/260 9/32 CSRepetitions-COL-05-CTLFireability-10 1676375 m, 41140 m/sec, 21092696 t fired, .
Time elapsed: 255 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 45/260 10/32 CSRepetitions-COL-05-CTLFireability-10 1873923 m, 39509 m/sec, 23744270 t fired, .
Time elapsed: 260 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 50/260 11/32 CSRepetitions-COL-05-CTLFireability-10 2069592 m, 39133 m/sec, 26397513 t fired, .
Time elapsed: 265 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 55/260 12/32 CSRepetitions-COL-05-CTLFireability-10 2261265 m, 38334 m/sec, 29048826 t fired, .
Time elapsed: 270 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 60/260 13/32 CSRepetitions-COL-05-CTLFireability-10 2447458 m, 37238 m/sec, 31696259 t fired, .
Time elapsed: 275 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 65/260 14/32 CSRepetitions-COL-05-CTLFireability-10 2621900 m, 34888 m/sec, 34337007 t fired, .
Time elapsed: 280 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 70/260 15/32 CSRepetitions-COL-05-CTLFireability-10 2840983 m, 43816 m/sec, 36990630 t fired, .
Time elapsed: 285 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 75/260 16/32 CSRepetitions-COL-05-CTLFireability-10 3043837 m, 40570 m/sec, 39648096 t fired, .
Time elapsed: 290 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 80/260 17/32 CSRepetitions-COL-05-CTLFireability-10 3236805 m, 38593 m/sec, 42310320 t fired, .
Time elapsed: 295 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 85/260 18/32 CSRepetitions-COL-05-CTLFireability-10 3433778 m, 39394 m/sec, 44955808 t fired, .
Time elapsed: 300 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 90/260 18/32 CSRepetitions-COL-05-CTLFireability-10 3623053 m, 37855 m/sec, 47602867 t fired, .
Time elapsed: 305 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 95/260 19/32 CSRepetitions-COL-05-CTLFireability-10 3808101 m, 37009 m/sec, 50239668 t fired, .
Time elapsed: 310 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 100/260 20/32 CSRepetitions-COL-05-CTLFireability-10 3987986 m, 35977 m/sec, 52832095 t fired, .
Time elapsed: 315 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 105/260 21/32 CSRepetitions-COL-05-CTLFireability-10 4182630 m, 38928 m/sec, 55473551 t fired, .
Time elapsed: 320 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 110/260 22/32 CSRepetitions-COL-05-CTLFireability-10 4370150 m, 37504 m/sec, 58112059 t fired, .
Time elapsed: 325 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 115/260 23/32 CSRepetitions-COL-05-CTLFireability-10 4547234 m, 35416 m/sec, 60743487 t fired, .
Time elapsed: 330 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 120/260 24/32 CSRepetitions-COL-05-CTLFireability-10 4730417 m, 36636 m/sec, 63376092 t fired, .
Time elapsed: 335 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 125/260 25/32 CSRepetitions-COL-05-CTLFireability-10 4904610 m, 34838 m/sec, 65995402 t fired, .
Time elapsed: 340 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 130/260 26/32 CSRepetitions-COL-05-CTLFireability-10 5076636 m, 34405 m/sec, 68606789 t fired, .
Time elapsed: 345 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 135/260 27/32 CSRepetitions-COL-05-CTLFireability-10 5238781 m, 32429 m/sec, 71210262 t fired, .
Time elapsed: 350 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 140/260 28/32 CSRepetitions-COL-05-CTLFireability-10 5455304 m, 43304 m/sec, 73854918 t fired, .
Time elapsed: 355 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 145/260 29/32 CSRepetitions-COL-05-CTLFireability-10 5657556 m, 40450 m/sec, 76506180 t fired, .
Time elapsed: 360 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 150/260 30/32 CSRepetitions-COL-05-CTLFireability-10 5851222 m, 38733 m/sec, 79158034 t fired, .
Time elapsed: 365 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 155/260 31/32 CSRepetitions-COL-05-CTLFireability-10 6047663 m, 39288 m/sec, 81800189 t fired, .
Time elapsed: 370 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 160/260 31/32 CSRepetitions-COL-05-CTLFireability-10 6235062 m, 37479 m/sec, 84435431 t fired, .
Time elapsed: 375 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 1 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 165/260 32/32 CSRepetitions-COL-05-CTLFireability-10 6421191 m, 37225 m/sec, 87068428 t fired, .
Time elapsed: 380 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 43 (type EXCL) for CSRepetitions-COL-05-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 385 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 36 (type EXCL) for 35 CSRepetitions-COL-05-CTLFireability-09
lola: time limit : 267 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 5/267 8/32 CSRepetitions-COL-05-CTLFireability-09 1559805 m, 311961 m/sec, 2252616 t fired, .
Time elapsed: 390 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 10/267 15/32 CSRepetitions-COL-05-CTLFireability-09 3108119 m, 309662 m/sec, 4622569 t fired, .
Time elapsed: 395 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 15/267 22/32 CSRepetitions-COL-05-CTLFireability-09 4590952 m, 296566 m/sec, 7002638 t fired, .
Time elapsed: 400 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 20/267 30/32 CSRepetitions-COL-05-CTLFireability-09 6076199 m, 297049 m/sec, 9308645 t fired, .
Time elapsed: 405 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 36 (type EXCL) for CSRepetitions-COL-05-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 410 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 33 (type EXCL) for 32 CSRepetitions-COL-05-CTLFireability-08
lola: time limit : 290 sec
lola: memory limit: 32 pages
lola: FINISHED task # 33 (type EXCL) for CSRepetitions-COL-05-CTLFireability-08
lola: result : false
lola: markings : 35
lola: fired transitions : 35
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 30 (type EXCL) for 29 CSRepetitions-COL-05-CTLFireability-07
lola: time limit : 319 sec
lola: memory limit: 32 pages
lola: FINISHED task # 30 (type EXCL) for CSRepetitions-COL-05-CTLFireability-07
lola: result : true
lola: markings : 330
lola: fired transitions : 447
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 27 (type EXCL) for 26 CSRepetitions-COL-05-CTLFireability-06
lola: time limit : 354 sec
lola: memory limit: 32 pages
lola: FINISHED task # 27 (type EXCL) for CSRepetitions-COL-05-CTLFireability-06
lola: result : false
lola: markings : 60
lola: fired transitions : 61
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 24 (type EXCL) for 19 CSRepetitions-COL-05-CTLFireability-05
lola: time limit : 398 sec
lola: memory limit: 32 pages
lola: FINISHED task # 24 (type EXCL) for CSRepetitions-COL-05-CTLFireability-05
lola: result : true
lola: markings : 310
lola: fired transitions : 333
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 14 (type EXCL) for 13 CSRepetitions-COL-05-CTLFireability-03
lola: time limit : 455 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 5/455 4/32 CSRepetitions-COL-05-CTLFireability-03 551297 m, 110259 m/sec, 2296314 t fired, .
Time elapsed: 415 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 10/455 6/32 CSRepetitions-COL-05-CTLFireability-03 1089568 m, 107654 m/sec, 4567165 t fired, .
Time elapsed: 420 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 15/455 8/32 CSRepetitions-COL-05-CTLFireability-03 1615397 m, 105165 m/sec, 6795785 t fired, .
Time elapsed: 425 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 20/455 10/32 CSRepetitions-COL-05-CTLFireability-03 2129047 m, 102730 m/sec, 8952498 t fired, .
Time elapsed: 430 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 25/455 13/32 CSRepetitions-COL-05-CTLFireability-03 2637572 m, 101705 m/sec, 11128338 t fired, .
Time elapsed: 435 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 30/455 15/32 CSRepetitions-COL-05-CTLFireability-03 3133215 m, 99128 m/sec, 13225335 t fired, .
Time elapsed: 440 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 35/455 17/32 CSRepetitions-COL-05-CTLFireability-03 3625602 m, 98477 m/sec, 15293494 t fired, .
Time elapsed: 445 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 40/455 19/32 CSRepetitions-COL-05-CTLFireability-03 4142711 m, 103421 m/sec, 17497365 t fired, .
Time elapsed: 450 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 45/455 21/32 CSRepetitions-COL-05-CTLFireability-03 4663789 m, 104215 m/sec, 19736153 t fired, .
Time elapsed: 455 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 50/455 24/32 CSRepetitions-COL-05-CTLFireability-03 5191851 m, 105612 m/sec, 21976206 t fired, .
Time elapsed: 460 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 55/455 26/32 CSRepetitions-COL-05-CTLFireability-03 5725125 m, 106654 m/sec, 24211354 t fired, .
Time elapsed: 465 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 60/455 28/32 CSRepetitions-COL-05-CTLFireability-03 6255001 m, 105975 m/sec, 26444274 t fired, .
Time elapsed: 470 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 65/455 31/32 CSRepetitions-COL-05-CTLFireability-03 6771286 m, 103257 m/sec, 28657315 t fired, .
Time elapsed: 475 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 14 (type EXCL) for CSRepetitions-COL-05-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 480 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 11 (type EXCL) for 6 CSRepetitions-COL-05-CTLFireability-02
lola: time limit : 520 sec
lola: memory limit: 32 pages
lola: FINISHED task # 11 (type EXCL) for CSRepetitions-COL-05-CTLFireability-02
lola: result : false
lola: markings : 26
lola: fired transitions : 25
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 9 (type EXCL) for 6 CSRepetitions-COL-05-CTLFireability-02
lola: time limit : 624 sec
lola: memory limit: 32 pages
lola: FINISHED task # 9 (type EXCL) for CSRepetitions-COL-05-CTLFireability-02
lola: result : true
lola: markings : 38
lola: fired transitions : 38
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 CSRepetitions-COL-05-CTLFireability-01
lola: time limit : 780 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/780 2/32 CSRepetitions-COL-05-CTLFireability-01 285468 m, 57093 m/sec, 1289151 t fired, .
Time elapsed: 485 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/780 4/32 CSRepetitions-COL-05-CTLFireability-01 559271 m, 54760 m/sec, 2674028 t fired, .
Time elapsed: 490 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/780 5/32 CSRepetitions-COL-05-CTLFireability-01 828329 m, 53811 m/sec, 4075122 t fired, .
Time elapsed: 495 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/780 7/32 CSRepetitions-COL-05-CTLFireability-01 1092006 m, 52735 m/sec, 5488016 t fired, .
Time elapsed: 500 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 25/780 8/32 CSRepetitions-COL-05-CTLFireability-01 1352886 m, 52176 m/sec, 6913424 t fired, .
Time elapsed: 505 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 30/780 10/32 CSRepetitions-COL-05-CTLFireability-01 1610410 m, 51504 m/sec, 8335233 t fired, .
Time elapsed: 510 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 35/780 11/32 CSRepetitions-COL-05-CTLFireability-01 1868111 m, 51540 m/sec, 9765584 t fired, .
Time elapsed: 515 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 40/780 13/32 CSRepetitions-COL-05-CTLFireability-01 2124867 m, 51351 m/sec, 11197656 t fired, .
Time elapsed: 520 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 45/780 14/32 CSRepetitions-COL-05-CTLFireability-01 2380450 m, 51116 m/sec, 12622265 t fired, .
Time elapsed: 525 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 50/780 15/32 CSRepetitions-COL-05-CTLFireability-01 2628193 m, 49548 m/sec, 14041837 t fired, .
Time elapsed: 530 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 55/780 17/32 CSRepetitions-COL-05-CTLFireability-01 2872903 m, 48942 m/sec, 15461958 t fired, .
Time elapsed: 535 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 60/780 18/32 CSRepetitions-COL-05-CTLFireability-01 3120311 m, 49481 m/sec, 16886694 t fired, .
Time elapsed: 540 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 65/780 19/32 CSRepetitions-COL-05-CTLFireability-01 3367560 m, 49449 m/sec, 18317804 t fired, .
Time elapsed: 545 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 70/780 21/32 CSRepetitions-COL-05-CTLFireability-01 3612675 m, 49023 m/sec, 19742539 t fired, .
Time elapsed: 550 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 75/780 22/32 CSRepetitions-COL-05-CTLFireability-01 3858356 m, 49136 m/sec, 21181910 t fired, .
Time elapsed: 555 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 80/780 23/32 CSRepetitions-COL-05-CTLFireability-01 4101568 m, 48642 m/sec, 22628413 t fired, .
Time elapsed: 560 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 85/780 25/32 CSRepetitions-COL-05-CTLFireability-01 4348001 m, 49286 m/sec, 24083477 t fired, .
Time elapsed: 565 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 90/780 26/32 CSRepetitions-COL-05-CTLFireability-01 4591526 m, 48705 m/sec, 25517519 t fired, .
Time elapsed: 570 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 95/780 27/32 CSRepetitions-COL-05-CTLFireability-01 4826366 m, 46968 m/sec, 26949200 t fired, .
Time elapsed: 575 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 100/780 29/32 CSRepetitions-COL-05-CTLFireability-01 5070135 m, 48753 m/sec, 28409135 t fired, .
Time elapsed: 580 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 105/780 30/32 CSRepetitions-COL-05-CTLFireability-01 5307641 m, 47501 m/sec, 29855987 t fired, .
Time elapsed: 585 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 110/780 31/32 CSRepetitions-COL-05-CTLFireability-01 5544260 m, 47323 m/sec, 31292427 t fired, .
Time elapsed: 590 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for CSRepetitions-COL-05-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 595 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 17 (type EXCL) for 16 CSRepetitions-COL-05-CTLFireability-04
lola: time limit : 1001 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 5/1001 8/32 CSRepetitions-COL-05-CTLFireability-04 1548252 m, 309650 m/sec, 2236358 t fired, .
Time elapsed: 600 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 10/1001 15/32 CSRepetitions-COL-05-CTLFireability-04 3061129 m, 302575 m/sec, 4548267 t fired, .
Time elapsed: 605 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 15/1001 22/32 CSRepetitions-COL-05-CTLFireability-04 4474610 m, 282696 m/sec, 6839153 t fired, .
Time elapsed: 610 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 20/1001 29/32 CSRepetitions-COL-05-CTLFireability-04 5915701 m, 288218 m/sec, 9046876 t fired, .
Time elapsed: 615 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 17 (type EXCL) for CSRepetitions-COL-05-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CSRepetitions-COL-05-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
CSRepetitions-COL-05-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
CSRepetitions-COL-05-CTLFireability-10: CONJ 0 1 0 0 2 0 1 0
CSRepetitions-COL-05-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 620 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 22 (type EXCL) for 19 CSRepetitions-COL-05-CTLFireability-05
lola: time limit : 1490 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for CSRepetitions-COL-05-CTLFireability-05
lola: result : true
lola: markings : 51
lola: fired transitions : 53
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 41 (type EXCL) for 38 CSRepetitions-COL-05-CTLFireability-10
lola: time limit : 2980 sec
lola: memory limit: 32 pages
lola: FINISHED task # 41 (type EXCL) for CSRepetitions-COL-05-CTLFireability-10
lola: result : false
lola: markings : 38
lola: fired transitions : 149
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
CSRepetitions-COL-05-CTLFireability-00: CTL unknown AGGR
CSRepetitions-COL-05-CTLFireability-01: CTL unknown AGGR
CSRepetitions-COL-05-CTLFireability-02: DISJ true CTL model checker
CSRepetitions-COL-05-CTLFireability-03: CTL unknown AGGR
CSRepetitions-COL-05-CTLFireability-04: CTL unknown AGGR
CSRepetitions-COL-05-CTLFireability-05: CONJ true CONJ
CSRepetitions-COL-05-CTLFireability-06: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-07: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-08: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-09: CTL unknown AGGR
CSRepetitions-COL-05-CTLFireability-10: CONJ false CTL model checker
CSRepetitions-COL-05-CTLFireability-11: CTL false CTL model checker
CSRepetitions-COL-05-CTLFireability-12: CTL unknown AGGR
CSRepetitions-COL-05-CTLFireability-13: EXEG true state space /EXEG
CSRepetitions-COL-05-CTLFireability-14: CTL true CTL model checker
CSRepetitions-COL-05-CTLFireability-15: CTL true CTL model checker
Time elapsed: 620 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CSRepetitions-COL-05"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is CSRepetitions-COL-05, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r070-smll-167814396600026"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/CSRepetitions-COL-05.tgz
mv CSRepetitions-COL-05 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;