Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/mnt/tpsp/fkordon/mcc2023-input.r039-tajo-167813693000778.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2023-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
........................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is CANInsertWithFailure-PT-100, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r039-tajo-167813693000778
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 61M
-rw-r--r-- 1 mcc users 8.8K Feb 26 00:32 CTLCardinality.txt
-rw-r--r-- 1 mcc users 72K Feb 26 00:32 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.9K Feb 26 00:19 CTLFireability.txt
-rw-r--r-- 1 mcc users 49K Feb 26 00:19 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.6K Feb 25 15:41 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 15:41 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.0K Feb 25 15:41 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 15:41 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Feb 26 00:52 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 79K Feb 26 00:52 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.8K Feb 26 00:39 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 38K Feb 26 00:39 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.0K Feb 25 15:41 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K Feb 25 15:41 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 60M Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME CANInsertWithFailure-PT-100-CTLFireability-00
FORMULA_NAME CANInsertWithFailure-PT-100-CTLFireability-01
FORMULA_NAME CANInsertWithFailure-PT-100-CTLFireability-02
FORMULA_NAME CANInsertWithFailure-PT-100-CTLFireability-03
FORMULA_NAME CANInsertWithFailure-PT-100-CTLFireability-04
FORMULA_NAME CANInsertWithFailure-PT-100-CTLFireability-05
FORMULA_NAME CANInsertWithFailure-PT-100-CTLFireability-06
FORMULA_NAME CANInsertWithFailure-PT-100-CTLFireability-07
FORMULA_NAME CANInsertWithFailure-PT-100-CTLFireability-08
FORMULA_NAME CANInsertWithFailure-PT-100-CTLFireability-09
FORMULA_NAME CANInsertWithFailure-PT-100-CTLFireability-10
FORMULA_NAME CANInsertWithFailure-PT-100-CTLFireability-11
FORMULA_NAME CANInsertWithFailure-PT-100-CTLFireability-12
FORMULA_NAME CANInsertWithFailure-PT-100-CTLFireability-13
FORMULA_NAME CANInsertWithFailure-PT-100-CTLFireability-14
FORMULA_NAME CANInsertWithFailure-PT-100-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678510356273

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=CANInsertWithFailure-PT-100
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-11 04:52:38] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-11 04:52:38] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-11 04:52:40] [INFO ] Load time of PNML (sax parser for PT used): 1306 ms
[2023-03-11 04:52:40] [INFO ] Transformed 21204 places.
[2023-03-11 04:52:40] [INFO ] Transformed 60600 transitions.
[2023-03-11 04:52:40] [INFO ] Parsed PT model containing 21204 places and 60600 transitions and 162000 arcs in 1673 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 31 ms.
Support contains 139 out of 21204 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 21204/21204 places, 60600/60600 transitions.
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 21203 transition count 60600
Applied a total of 1 rules in 8844 ms. Remains 21203 /21204 variables (removed 1) and now considering 60600/60600 (removed 0) transitions.
// Phase 1: matrix 60600 rows 21203 cols
[2023-03-11 04:53:15] [INFO ] Computed 102 place invariants in 25479 ms
[2023-03-11 04:53:17] [INFO ] Implicit Places using invariants in 27800 ms returned []
Implicit Place search using SMT only with invariants took 27831 ms to find 0 implicit places.
[2023-03-11 04:53:17] [INFO ] Invariant cache hit.
[2023-03-11 04:53:21] [INFO ] Dead Transitions using invariants and state equation in 3597 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 21203/21204 places, 60600/60600 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 40296 ms. Remains : 21203/21204 places, 60600/60600 transitions.
Support contains 139 out of 21203 places after structural reductions.
[2023-03-11 04:53:24] [INFO ] Flatten gal took : 2778 ms
[2023-03-11 04:53:26] [INFO ] Flatten gal took : 2038 ms
[2023-03-11 04:53:29] [INFO ] Input system was already deterministic with 60600 transitions.
Support contains 136 out of 21203 places (down from 139) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 3 resets, run finished after 1402 ms. (steps per millisecond=7 ) properties (out of 76) seen :11
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 65) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 116 ms. (steps per millisecond=8 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=38 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 64) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 64) seen :0
Running SMT prover for 64 properties.
[2023-03-11 04:53:32] [INFO ] Invariant cache hit.
[2023-03-11 04:53:56] [INFO ] [Real]Absence check using 100 positive place invariants in 304 ms returned sat
[2023-03-11 04:53:57] [INFO ] [Real]Absence check using 100 positive and 2 generalized place invariants in 696 ms returned sat
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Error writing to Z3 solver: java.io.IOException: Stream closed...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:629)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-11 04:53:57] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-11 04:53:57] [INFO ] After 25113ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 64 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 108 out of 21203 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 21203/21203 places, 60600/60600 transitions.
Drop transitions removed 591 transitions
Trivial Post-agglo rules discarded 591 transitions
Performed 591 trivial Post agglomeration. Transition count delta: 591
Iterating post reduction 0 with 591 rules applied. Total rules applied 591 place count 21203 transition count 60009
Reduce places removed 591 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 592 rules applied. Total rules applied 1183 place count 20612 transition count 60008
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 1184 place count 20611 transition count 60008
Performed 8 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 8 Pre rules applied. Total rules applied 1184 place count 20611 transition count 60000
Deduced a syphon composed of 8 places in 36 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 3 with 16 rules applied. Total rules applied 1200 place count 20603 transition count 60000
Performed 9839 Post agglomeration using F-continuation condition.Transition count delta: 9839
Deduced a syphon composed of 9839 places in 65 ms
Reduce places removed 9839 places and 0 transitions.
Iterating global reduction 3 with 19678 rules applied. Total rules applied 20878 place count 10764 transition count 50161
Free-agglomeration rule (complex) applied 100 times.
Iterating global reduction 3 with 100 rules applied. Total rules applied 20978 place count 10764 transition count 50061
Reduce places removed 100 places and 0 transitions.
Iterating post reduction 3 with 100 rules applied. Total rules applied 21078 place count 10664 transition count 50061
Partial Free-agglomeration rule applied 10080 times.
Drop transitions removed 10080 transitions
Iterating global reduction 4 with 10080 rules applied. Total rules applied 31158 place count 10664 transition count 50061
Partial Free-agglomeration rule applied 799 times.
Drop transitions removed 799 transitions
Iterating global reduction 4 with 799 rules applied. Total rules applied 31957 place count 10664 transition count 50061
Applied a total of 31957 rules in 41660 ms. Remains 10664 /21203 variables (removed 10539) and now considering 50061/60600 (removed 10539) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 41664 ms. Remains : 10664/21203 places, 50061/60600 transitions.
Incomplete random walk after 10000 steps, including 16 resets, run finished after 857 ms. (steps per millisecond=11 ) properties (out of 64) seen :15
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 49) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 49) seen :0
Running SMT prover for 49 properties.
[2023-03-11 04:54:40] [INFO ] Flow matrix only has 50036 transitions (discarded 25 similar events)
// Phase 1: matrix 50036 rows 10664 cols
[2023-03-11 04:54:51] [INFO ] Computed 102 place invariants in 10523 ms
[2023-03-11 04:55:00] [INFO ] [Real]Absence check using 100 positive place invariants in 152 ms returned sat
[2023-03-11 04:55:01] [INFO ] [Real]Absence check using 100 positive and 2 generalized place invariants in 246 ms returned sat
[2023-03-11 04:55:16] [INFO ] After 5215ms SMT Verify possible using state equation in real domain returned unsat :0 sat :3 real:45
[2023-03-11 04:55:16] [INFO ] State equation strengthened by 49540 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-11 04:55:16] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-11 04:55:16] [INFO ] After 25824ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 49 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 82 out of 10664 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 10664/10664 places, 50061/50061 transitions.
Performed 14 Post agglomeration using F-continuation condition.Transition count delta: 14
Deduced a syphon composed of 14 places in 12 ms
Reduce places removed 14 places and 0 transitions.
Iterating global reduction 0 with 28 rules applied. Total rules applied 28 place count 10650 transition count 50047
Partial Free-agglomeration rule applied 7 times.
Drop transitions removed 7 transitions
Iterating global reduction 0 with 7 rules applied. Total rules applied 35 place count 10650 transition count 50047
Applied a total of 35 rules in 17626 ms. Remains 10650 /10664 variables (removed 14) and now considering 50047/50061 (removed 14) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 17627 ms. Remains : 10650/10664 places, 50047/50061 transitions.
[2023-03-11 04:55:36] [INFO ] Flatten gal took : 1559 ms
[2023-03-11 04:55:38] [INFO ] Flatten gal took : 1628 ms
[2023-03-11 04:55:40] [INFO ] Input system was already deterministic with 60600 transitions.
Computed a total of 402 stabilizing places and 700 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 21203/21203 places, 60600/60600 transitions.
Applied a total of 0 rules in 4133 ms. Remains 21203 /21203 variables (removed 0) and now considering 60600/60600 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4160 ms. Remains : 21203/21203 places, 60600/60600 transitions.
[2023-03-11 04:55:46] [INFO ] Flatten gal took : 1101 ms
[2023-03-11 04:55:47] [INFO ] Flatten gal took : 1152 ms
[2023-03-11 04:55:50] [INFO ] Input system was already deterministic with 60600 transitions.
Starting structural reductions in LTL mode, iteration 0 : 21203/21203 places, 60600/60600 transitions.
Applied a total of 0 rules in 4254 ms. Remains 21203 /21203 variables (removed 0) and now considering 60600/60600 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4268 ms. Remains : 21203/21203 places, 60600/60600 transitions.
[2023-03-11 04:55:55] [INFO ] Flatten gal took : 1046 ms
[2023-03-11 04:55:56] [INFO ] Flatten gal took : 1167 ms
[2023-03-11 04:55:59] [INFO ] Input system was already deterministic with 60600 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 21203/21203 places, 60600/60600 transitions.
Drop transitions removed 697 transitions
Trivial Post-agglo rules discarded 697 transitions
Performed 697 trivial Post agglomeration. Transition count delta: 697
Iterating post reduction 0 with 697 rules applied. Total rules applied 697 place count 21203 transition count 59903
Reduce places removed 697 places and 0 transitions.
Iterating post reduction 1 with 697 rules applied. Total rules applied 1394 place count 20506 transition count 59903
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 1 Pre rules applied. Total rules applied 1394 place count 20506 transition count 59902
Deduced a syphon composed of 1 places in 28 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 1396 place count 20505 transition count 59902
Performed 99 Post agglomeration using F-continuation condition.Transition count delta: 99
Deduced a syphon composed of 99 places in 28 ms
Reduce places removed 99 places and 0 transitions.
Iterating global reduction 2 with 198 rules applied. Total rules applied 1594 place count 20406 transition count 59803
Applied a total of 1594 rules in 12737 ms. Remains 20406 /21203 variables (removed 797) and now considering 59803/60600 (removed 797) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 12741 ms. Remains : 20406/21203 places, 59803/60600 transitions.
[2023-03-11 04:56:13] [INFO ] Flatten gal took : 1343 ms
[2023-03-11 04:56:15] [INFO ] Flatten gal took : 1594 ms
[2023-03-11 04:56:17] [INFO ] Input system was already deterministic with 59803 transitions.
Starting structural reductions in LTL mode, iteration 0 : 21203/21203 places, 60600/60600 transitions.
Applied a total of 0 rules in 4885 ms. Remains 21203 /21203 variables (removed 0) and now considering 60600/60600 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4888 ms. Remains : 21203/21203 places, 60600/60600 transitions.
[2023-03-11 04:56:23] [INFO ] Flatten gal took : 960 ms
[2023-03-11 04:56:24] [INFO ] Flatten gal took : 1103 ms
[2023-03-11 04:56:27] [INFO ] Input system was already deterministic with 60600 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 21203/21203 places, 60600/60600 transitions.
Drop transitions removed 700 transitions
Trivial Post-agglo rules discarded 700 transitions
Performed 700 trivial Post agglomeration. Transition count delta: 700
Iterating post reduction 0 with 700 rules applied. Total rules applied 700 place count 21203 transition count 59900
Reduce places removed 700 places and 0 transitions.
Iterating post reduction 1 with 700 rules applied. Total rules applied 1400 place count 20503 transition count 59900
Performed 100 Post agglomeration using F-continuation condition.Transition count delta: 100
Deduced a syphon composed of 100 places in 18 ms
Reduce places removed 100 places and 0 transitions.
Iterating global reduction 2 with 200 rules applied. Total rules applied 1600 place count 20403 transition count 59800
Applied a total of 1600 rules in 11958 ms. Remains 20403 /21203 variables (removed 800) and now considering 59800/60600 (removed 800) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 11961 ms. Remains : 20403/21203 places, 59800/60600 transitions.
[2023-03-11 04:56:40] [INFO ] Flatten gal took : 946 ms
[2023-03-11 04:56:41] [INFO ] Flatten gal took : 1177 ms
[2023-03-11 04:56:43] [INFO ] Input system was already deterministic with 59800 transitions.
Finished random walk after 908 steps, including 0 resets, run visited all 1 properties in 41 ms. (steps per millisecond=22 )
FORMULA CANInsertWithFailure-PT-100-CTLFireability-04 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 21203/21203 places, 60600/60600 transitions.
Applied a total of 0 rules in 5061 ms. Remains 21203 /21203 variables (removed 0) and now considering 60600/60600 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5066 ms. Remains : 21203/21203 places, 60600/60600 transitions.
[2023-03-11 04:56:50] [INFO ] Flatten gal took : 1433 ms
[2023-03-11 04:56:52] [INFO ] Flatten gal took : 1717 ms
[2023-03-11 04:56:55] [INFO ] Input system was already deterministic with 60600 transitions.
Starting structural reductions in LTL mode, iteration 0 : 21203/21203 places, 60600/60600 transitions.
Applied a total of 0 rules in 5920 ms. Remains 21203 /21203 variables (removed 0) and now considering 60600/60600 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5928 ms. Remains : 21203/21203 places, 60600/60600 transitions.
[2023-03-11 04:57:02] [INFO ] Flatten gal took : 1146 ms
[2023-03-11 04:57:03] [INFO ] Flatten gal took : 1209 ms
[2023-03-11 04:57:06] [INFO ] Input system was already deterministic with 60600 transitions.
Starting structural reductions in LTL mode, iteration 0 : 21203/21203 places, 60600/60600 transitions.
Applied a total of 0 rules in 5615 ms. Remains 21203 /21203 variables (removed 0) and now considering 60600/60600 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5618 ms. Remains : 21203/21203 places, 60600/60600 transitions.
[2023-03-11 04:57:12] [INFO ] Flatten gal took : 1094 ms
[2023-03-11 04:57:14] [INFO ] Flatten gal took : 1685 ms
[2023-03-11 04:57:17] [INFO ] Input system was already deterministic with 60600 transitions.
Starting structural reductions in LTL mode, iteration 0 : 21203/21203 places, 60600/60600 transitions.
Applied a total of 0 rules in 4578 ms. Remains 21203 /21203 variables (removed 0) and now considering 60600/60600 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4581 ms. Remains : 21203/21203 places, 60600/60600 transitions.
[2023-03-11 04:57:24] [INFO ] Flatten gal took : 1328 ms
[2023-03-11 04:57:25] [INFO ] Flatten gal took : 1610 ms
[2023-03-11 04:57:28] [INFO ] Input system was already deterministic with 60600 transitions.
Starting structural reductions in LTL mode, iteration 0 : 21203/21203 places, 60600/60600 transitions.
Applied a total of 0 rules in 4294 ms. Remains 21203 /21203 variables (removed 0) and now considering 60600/60600 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4297 ms. Remains : 21203/21203 places, 60600/60600 transitions.
[2023-03-11 04:57:34] [INFO ] Flatten gal took : 1330 ms
[2023-03-11 04:57:36] [INFO ] Flatten gal took : 1582 ms
[2023-03-11 04:57:38] [INFO ] Input system was already deterministic with 60600 transitions.
Starting structural reductions in LTL mode, iteration 0 : 21203/21203 places, 60600/60600 transitions.
Applied a total of 0 rules in 4838 ms. Remains 21203 /21203 variables (removed 0) and now considering 60600/60600 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4840 ms. Remains : 21203/21203 places, 60600/60600 transitions.
[2023-03-11 04:57:44] [INFO ] Flatten gal took : 943 ms
[2023-03-11 04:57:45] [INFO ] Flatten gal took : 1068 ms
[2023-03-11 04:57:47] [INFO ] Input system was already deterministic with 60600 transitions.
Starting structural reductions in LTL mode, iteration 0 : 21203/21203 places, 60600/60600 transitions.
Applied a total of 0 rules in 5562 ms. Remains 21203 /21203 variables (removed 0) and now considering 60600/60600 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5566 ms. Remains : 21203/21203 places, 60600/60600 transitions.
[2023-03-11 04:57:54] [INFO ] Flatten gal took : 945 ms
[2023-03-11 04:57:55] [INFO ] Flatten gal took : 1110 ms
[2023-03-11 04:57:57] [INFO ] Input system was already deterministic with 60600 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 21203/21203 places, 60600/60600 transitions.
Drop transitions removed 700 transitions
Trivial Post-agglo rules discarded 700 transitions
Performed 700 trivial Post agglomeration. Transition count delta: 700
Iterating post reduction 0 with 700 rules applied. Total rules applied 700 place count 21203 transition count 59900
Reduce places removed 700 places and 0 transitions.
Iterating post reduction 1 with 700 rules applied. Total rules applied 1400 place count 20503 transition count 59900
Performed 100 Post agglomeration using F-continuation condition.Transition count delta: 100
Deduced a syphon composed of 100 places in 18 ms
Reduce places removed 100 places and 0 transitions.
Iterating global reduction 2 with 200 rules applied. Total rules applied 1600 place count 20403 transition count 59800
Applied a total of 1600 rules in 10799 ms. Remains 20403 /21203 variables (removed 800) and now considering 59800/60600 (removed 800) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 10802 ms. Remains : 20403/21203 places, 59800/60600 transitions.
[2023-03-11 04:58:09] [INFO ] Flatten gal took : 939 ms
[2023-03-11 04:58:10] [INFO ] Flatten gal took : 1067 ms
[2023-03-11 04:58:12] [INFO ] Input system was already deterministic with 59800 transitions.
Starting structural reductions in LTL mode, iteration 0 : 21203/21203 places, 60600/60600 transitions.
Applied a total of 0 rules in 4106 ms. Remains 21203 /21203 variables (removed 0) and now considering 60600/60600 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4109 ms. Remains : 21203/21203 places, 60600/60600 transitions.
[2023-03-11 04:58:18] [INFO ] Flatten gal took : 975 ms
[2023-03-11 04:58:19] [INFO ] Flatten gal took : 1106 ms
[2023-03-11 04:58:21] [INFO ] Input system was already deterministic with 60600 transitions.
Starting structural reductions in LTL mode, iteration 0 : 21203/21203 places, 60600/60600 transitions.
Applied a total of 0 rules in 5127 ms. Remains 21203 /21203 variables (removed 0) and now considering 60600/60600 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5130 ms. Remains : 21203/21203 places, 60600/60600 transitions.
[2023-03-11 04:58:27] [INFO ] Flatten gal took : 949 ms
[2023-03-11 04:58:28] [INFO ] Flatten gal took : 1075 ms
[2023-03-11 04:58:30] [INFO ] Input system was already deterministic with 60600 transitions.
Starting structural reductions in LTL mode, iteration 0 : 21203/21203 places, 60600/60600 transitions.
Applied a total of 0 rules in 4230 ms. Remains 21203 /21203 variables (removed 0) and now considering 60600/60600 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4233 ms. Remains : 21203/21203 places, 60600/60600 transitions.
[2023-03-11 04:58:36] [INFO ] Flatten gal took : 962 ms
[2023-03-11 04:58:37] [INFO ] Flatten gal took : 1064 ms
[2023-03-11 04:58:39] [INFO ] Input system was already deterministic with 60600 transitions.
[2023-03-11 04:58:40] [INFO ] Flatten gal took : 979 ms
[2023-03-11 04:58:41] [INFO ] Flatten gal took : 1061 ms
[2023-03-11 04:58:41] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLFireability.sr.xml took 3 ms.
[2023-03-11 04:58:41] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 21203 places, 60600 transitions and 161800 arcs took 139 ms.
Total runtime 362884 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT CANInsertWithFailure-PT-100
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374
CTLFireability

BK_STOP 1678511946188

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
++ perl -pe 's/.*\.//g'
++ sed s/.jar//
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:439
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 862 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 867 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 872 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 877 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 882 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 887 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 892 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 897 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 902 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: NOTDEADLOCKFREE
lola: LAUNCH INITIAL
lola: LAUNCH task # 31 (type CNST) for 16 CANInsertWithFailure-PT-100-CTLFireability-05
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 31 (type CNST) for CANInsertWithFailure-PT-100-CTLFireability-05
lola: result : true
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: LAUNCH task # 101 (type SKEL/SRCH) for 16 CANInsertWithFailure-PT-100-CTLFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 101 (type SKEL/SRCH) for CANInsertWithFailure-PT-100-CTLFireability-05
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 37 (type CNST) for 16 CANInsertWithFailure-PT-100-CTLFireability-05
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 37 (type CNST) for CANInsertWithFailure-PT-100-CTLFireability-05
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 4 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 907 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 102 (type SKEL/SRCH) for 16 CANInsertWithFailure-PT-100-CTLFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 102 (type SKEL/SRCH) for CANInsertWithFailure-PT-100-CTLFireability-05
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 1.000000 secs.
lola: NOTDEADLOCKFREE
lola: NOTDEADLOCKFREE
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: planning for (null) stopped (result already fixed).
lola: planning for (null) stopped (result already fixed).
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 103 (type SKEL/SRCH) for 75 CANInsertWithFailure-PT-100-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 103 (type SKEL/SRCH) for CANInsertWithFailure-PT-100-CTLFireability-10
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 8 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 912 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 4.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 8 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 917 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 5.000000 secs.
lola: Created skeleton in 2.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 8 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 922 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 6.000000 secs.
lola: RELEASE
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 8 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 927 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 3.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 3.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 9 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 932 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 5.000000 secs.
lola: RELEASE
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 9 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 937 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 3.000000 secs.
lola: Created skeleton in 2.000000 secs.
lola: NOTDEADLOCKFREE
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 10 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 942 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 4.000000 secs.
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 104 (type SKEL/SRCH) for 16 CANInsertWithFailure-PT-100-CTLFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:738
lola: rewrite Frontend/Parser/formula_rewrite.k:694
lola: LAUNCH task # 105 (type SKEL/SRCH) for 16 CANInsertWithFailure-PT-100-CTLFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 104 (type SKEL/SRCH) for CANInsertWithFailure-PT-100-CTLFireability-05
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 105 (type SRCH) for CANInsertWithFailure-PT-100-CTLFireability-05 (obsolete)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 11 0 0 1
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 947 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 11 0 0 1
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 952 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 11 0 0 1
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 957 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 11 0 0 1
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 962 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 11 0 0 1
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 967 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 11 0 0 1
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 972 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 11 0 0 1
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 977 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 11 0 0 1
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 982 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 11 0 0 1
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 987 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 11 0 0 1
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 992 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 11 0 0 1
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 997 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 11 0 0 1
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1002 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 11 0 0 1
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1007 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 11 0 0 1
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1012 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 11 0 0 1
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1017 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 11 0 0 1
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1022 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 11 0 0 1
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1027 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 11 0 0 1
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1032 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 11 0 0 1
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1037 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 11 0 0 1
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1042 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 11 0 0 1
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1047 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 11 0 0 1
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1052 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 11 0 0 1
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1057 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 11 0 0 1
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1062 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 11 0 0 1
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1067 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 11 0 0 1
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1072 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 11 0 0 1
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1077 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 11 0 0 1
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1082 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 11 0 0 1
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1087 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 11 0 0 1
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1092 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 11 0 0 1
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1097 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 11 0 0 1
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1102 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 11 0 0 1
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1107 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 11 0 0 1
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1112 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 11 0 0 1
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1117 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 11 0 0 1
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1122 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 11 0 0 1
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1127 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 11 0 0 1
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1132 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 11 0 0 1
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1137 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 11 0 0 1
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1142 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 11 0 0 1
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 3 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1147 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
lola: planning for (null) stopped (result already fixed).
lola: planning for (null) stopped (result already fixed).
lola: planning for (null) stopped (result already fixed).
lola: planning for (null) stopped (result already fixed).
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 14 0 0 1
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 4 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1152 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 14 0 0 1
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 4 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1157 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 14 0 0 1
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 4 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1162 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 14 0 0 1
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 4 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1167 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 14 0 0 1
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 4 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1172 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 14 0 0 1
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 4 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1179 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 14 0 0 1
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 4 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1184 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 14 0 0 1
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 4 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1189 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 14 0 0 1
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 4 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1194 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 14 0 0 1
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 4 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1199 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 14 0 0 1
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 4 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1204 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 14 0 0 1
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 4 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1209 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 14 0 0 1
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 4 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1214 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-100-CTLFireability-00: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-05: CONJ 0 0 0 0 14 0 0 1
CANInsertWithFailure-PT-100-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-10: CONJ 0 0 0 0 4 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-100-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1219 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 15
/home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin//../BenchKit_head.sh: line 63: 509 Killed lola --conf=$BIN_DIR/configfiles/ctlfireabilityconf --formula=$DIR/CTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CANInsertWithFailure-PT-100"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is CANInsertWithFailure-PT-100, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r039-tajo-167813693000778"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/CANInsertWithFailure-PT-100.tgz
mv CANInsertWithFailure-PT-100 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;