Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/mnt/tpsp/fkordon/mcc2023-input.r039-tajo-167813693000770.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2023-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
....................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is CANInsertWithFailure-PT-090, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r039-tajo-167813693000770
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 50M
-rw-r--r-- 1 mcc users 9.2K Feb 26 01:20 CTLCardinality.txt
-rw-r--r-- 1 mcc users 76K Feb 26 01:20 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.9K Feb 26 00:51 CTLFireability.txt
-rw-r--r-- 1 mcc users 48K Feb 26 00:51 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.6K Feb 25 15:41 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 15:41 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.1K Feb 25 15:41 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 15:41 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Feb 26 01:34 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 93K Feb 26 01:34 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 12K Feb 26 01:28 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 71K Feb 26 01:28 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.0K Feb 25 15:41 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K Feb 25 15:41 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 49M Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME CANInsertWithFailure-PT-090-CTLFireability-00
FORMULA_NAME CANInsertWithFailure-PT-090-CTLFireability-01
FORMULA_NAME CANInsertWithFailure-PT-090-CTLFireability-02
FORMULA_NAME CANInsertWithFailure-PT-090-CTLFireability-03
FORMULA_NAME CANInsertWithFailure-PT-090-CTLFireability-04
FORMULA_NAME CANInsertWithFailure-PT-090-CTLFireability-05
FORMULA_NAME CANInsertWithFailure-PT-090-CTLFireability-06
FORMULA_NAME CANInsertWithFailure-PT-090-CTLFireability-07
FORMULA_NAME CANInsertWithFailure-PT-090-CTLFireability-08
FORMULA_NAME CANInsertWithFailure-PT-090-CTLFireability-09
FORMULA_NAME CANInsertWithFailure-PT-090-CTLFireability-10
FORMULA_NAME CANInsertWithFailure-PT-090-CTLFireability-11
FORMULA_NAME CANInsertWithFailure-PT-090-CTLFireability-12
FORMULA_NAME CANInsertWithFailure-PT-090-CTLFireability-13
FORMULA_NAME CANInsertWithFailure-PT-090-CTLFireability-14
FORMULA_NAME CANInsertWithFailure-PT-090-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678509817433

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=CANInsertWithFailure-PT-090
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-11 04:43:39] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-11 04:43:39] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-11 04:43:40] [INFO ] Load time of PNML (sax parser for PT used): 1337 ms
[2023-03-11 04:43:40] [INFO ] Transformed 17284 places.
[2023-03-11 04:43:40] [INFO ] Transformed 49140 transitions.
[2023-03-11 04:43:40] [INFO ] Parsed PT model containing 17284 places and 49140 transitions and 131400 arcs in 1647 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 34 ms.
Support contains 143 out of 17284 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 17284/17284 places, 49140/49140 transitions.
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 17283 transition count 49140
Applied a total of 1 rules in 7171 ms. Remains 17283 /17284 variables (removed 1) and now considering 49140/49140 (removed 0) transitions.
// Phase 1: matrix 49140 rows 17283 cols
[2023-03-11 04:44:03] [INFO ] Computed 92 place invariants in 14745 ms
[2023-03-11 04:44:05] [INFO ] Implicit Places using invariants in 17341 ms returned []
Implicit Place search using SMT only with invariants took 17374 ms to find 0 implicit places.
[2023-03-11 04:44:05] [INFO ] Invariant cache hit.
[2023-03-11 04:44:07] [INFO ] Dead Transitions using invariants and state equation in 1764 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 17283/17284 places, 49140/49140 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 26322 ms. Remains : 17283/17284 places, 49140/49140 transitions.
Support contains 143 out of 17283 places after structural reductions.
[2023-03-11 04:44:09] [INFO ] Flatten gal took : 1423 ms
[2023-03-11 04:44:10] [INFO ] Flatten gal took : 1241 ms
[2023-03-11 04:44:12] [INFO ] Input system was already deterministic with 49140 transitions.
Support contains 138 out of 17283 places (down from 143) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 4 resets, run finished after 786 ms. (steps per millisecond=12 ) properties (out of 78) seen :13
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 65) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 65) seen :0
Running SMT prover for 65 properties.
[2023-03-11 04:44:14] [INFO ] Invariant cache hit.
[2023-03-11 04:44:34] [INFO ] [Real]Absence check using 90 positive place invariants in 256 ms returned sat
[2023-03-11 04:44:34] [INFO ] [Real]Absence check using 90 positive and 2 generalized place invariants in 507 ms returned sat
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Error writing to Z3 solver: java.io.IOException: Stream closed...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:629)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-11 04:44:39] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-11 04:44:39] [INFO ] After 25237ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 65 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 1 ms.
Support contains 117 out of 17283 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 17283/17283 places, 49140/49140 transitions.
Drop transitions removed 592 transitions
Trivial Post-agglo rules discarded 592 transitions
Performed 592 trivial Post agglomeration. Transition count delta: 592
Iterating post reduction 0 with 592 rules applied. Total rules applied 592 place count 17283 transition count 48548
Reduce places removed 592 places and 0 transitions.
Iterating post reduction 1 with 592 rules applied. Total rules applied 1184 place count 16691 transition count 48548
Performed 12 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 12 Pre rules applied. Total rules applied 1184 place count 16691 transition count 48536
Deduced a syphon composed of 12 places in 31 ms
Reduce places removed 12 places and 0 transitions.
Iterating global reduction 2 with 24 rules applied. Total rules applied 1208 place count 16679 transition count 48536
Performed 7953 Post agglomeration using F-continuation condition.Transition count delta: 7953
Deduced a syphon composed of 7953 places in 49 ms
Reduce places removed 7953 places and 0 transitions.
Iterating global reduction 2 with 15906 rules applied. Total rules applied 17114 place count 8726 transition count 40583
Free-agglomeration rule (complex) applied 26 times.
Iterating global reduction 2 with 26 rules applied. Total rules applied 17140 place count 8726 transition count 40557
Reduce places removed 26 places and 0 transitions.
Iterating post reduction 2 with 26 rules applied. Total rules applied 17166 place count 8700 transition count 40557
Partial Free-agglomeration rule applied 8256 times.
Drop transitions removed 8256 transitions
Iterating global reduction 3 with 8256 rules applied. Total rules applied 25422 place count 8700 transition count 40557
Partial Free-agglomeration rule applied 1075 times.
Drop transitions removed 1075 transitions
Iterating global reduction 3 with 1075 rules applied. Total rules applied 26497 place count 8700 transition count 40557
Applied a total of 26497 rules in 25289 ms. Remains 8700 /17283 variables (removed 8583) and now considering 40557/49140 (removed 8583) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 25293 ms. Remains : 8700/17283 places, 40557/49140 transitions.
Incomplete random walk after 10000 steps, including 18 resets, run finished after 822 ms. (steps per millisecond=12 ) properties (out of 65) seen :11
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 54) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 54) seen :0
Running SMT prover for 54 properties.
[2023-03-11 04:45:06] [INFO ] Flow matrix only has 40525 transitions (discarded 32 similar events)
// Phase 1: matrix 40525 rows 8700 cols
[2023-03-11 04:45:09] [INFO ] Computed 92 place invariants in 3194 ms
[2023-03-11 04:45:18] [INFO ] [Real]Absence check using 90 positive place invariants in 115 ms returned sat
[2023-03-11 04:45:18] [INFO ] [Real]Absence check using 90 positive and 2 generalized place invariants in 209 ms returned sat
[2023-03-11 04:45:34] [INFO ] After 6172ms SMT Verify possible using state equation in real domain returned unsat :0 sat :11 real:42
[2023-03-11 04:45:34] [INFO ] State equation strengthened by 40073 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-11 04:45:34] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-11 04:45:34] [INFO ] After 25652ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 54 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 105 out of 8700 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 8700/8700 places, 40557/40557 transitions.
Performed 8 Post agglomeration using F-continuation condition.Transition count delta: 8
Deduced a syphon composed of 8 places in 10 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 0 with 16 rules applied. Total rules applied 16 place count 8692 transition count 40549
Partial Free-agglomeration rule applied 3 times.
Drop transitions removed 3 transitions
Iterating global reduction 0 with 3 rules applied. Total rules applied 19 place count 8692 transition count 40549
Applied a total of 19 rules in 8901 ms. Remains 8692 /8700 variables (removed 8) and now considering 40549/40557 (removed 8) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 8902 ms. Remains : 8692/8700 places, 40549/40557 transitions.
Incomplete random walk after 10000 steps, including 17 resets, run finished after 655 ms. (steps per millisecond=15 ) properties (out of 54) seen :15
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 39) seen :0
Running SMT prover for 39 properties.
[2023-03-11 04:45:44] [INFO ] Flow matrix only has 40519 transitions (discarded 30 similar events)
// Phase 1: matrix 40519 rows 8692 cols
[2023-03-11 04:45:47] [INFO ] Computed 92 place invariants in 3152 ms
[2023-03-11 04:45:54] [INFO ] [Real]Absence check using 90 positive place invariants in 139 ms returned sat
[2023-03-11 04:45:55] [INFO ] [Real]Absence check using 90 positive and 2 generalized place invariants in 185 ms returned sat
[2023-03-11 04:46:12] [INFO ] After 11486ms SMT Verify possible using state equation in real domain returned unsat :0 sat :29 real:9
[2023-03-11 04:46:13] [INFO ] State equation strengthened by 40092 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-11 04:46:13] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-11 04:46:13] [INFO ] After 25615ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 39 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 80 out of 8692 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 8692/8692 places, 40549/40549 transitions.
Performed 10 Post agglomeration using F-continuation condition.Transition count delta: 10
Deduced a syphon composed of 10 places in 9 ms
Reduce places removed 10 places and 0 transitions.
Iterating global reduction 0 with 20 rules applied. Total rules applied 20 place count 8682 transition count 40539
Free-agglomeration rule applied 1 times.
Iterating global reduction 0 with 1 rules applied. Total rules applied 21 place count 8682 transition count 40538
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 22 place count 8681 transition count 40538
Partial Free-agglomeration rule applied 11 times.
Drop transitions removed 11 transitions
Iterating global reduction 1 with 11 rules applied. Total rules applied 33 place count 8681 transition count 40538
Applied a total of 33 rules in 12031 ms. Remains 8681 /8692 variables (removed 11) and now considering 40538/40549 (removed 11) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 12032 ms. Remains : 8681/8692 places, 40538/40549 transitions.
[2023-03-11 04:46:26] [INFO ] Flatten gal took : 971 ms
[2023-03-11 04:46:27] [INFO ] Flatten gal took : 1012 ms
[2023-03-11 04:46:29] [INFO ] Input system was already deterministic with 49140 transitions.
Computed a total of 362 stabilizing places and 630 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 17283/17283 places, 49140/49140 transitions.
Drop transitions removed 630 transitions
Trivial Post-agglo rules discarded 630 transitions
Performed 630 trivial Post agglomeration. Transition count delta: 630
Iterating post reduction 0 with 630 rules applied. Total rules applied 630 place count 17283 transition count 48510
Reduce places removed 630 places and 0 transitions.
Iterating post reduction 1 with 630 rules applied. Total rules applied 1260 place count 16653 transition count 48510
Performed 90 Post agglomeration using F-continuation condition.Transition count delta: 90
Deduced a syphon composed of 90 places in 14 ms
Reduce places removed 90 places and 0 transitions.
Iterating global reduction 2 with 180 rules applied. Total rules applied 1440 place count 16563 transition count 48420
Applied a total of 1440 rules in 11417 ms. Remains 16563 /17283 variables (removed 720) and now considering 48420/49140 (removed 720) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 11421 ms. Remains : 16563/17283 places, 48420/49140 transitions.
[2023-03-11 04:46:42] [INFO ] Flatten gal took : 766 ms
[2023-03-11 04:46:42] [INFO ] Flatten gal took : 847 ms
[2023-03-11 04:46:44] [INFO ] Input system was already deterministic with 48420 transitions.
Incomplete random walk after 10000 steps, including 10 resets, run finished after 537 ms. (steps per millisecond=18 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=400 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 182597 steps, run timeout after 3001 ms. (steps per millisecond=60 ) properties seen :{}
Probabilistic random walk after 182597 steps, saw 176510 distinct states, run finished after 3002 ms. (steps per millisecond=60 ) properties seen :0
Running SMT prover for 1 properties.
// Phase 1: matrix 48420 rows 16563 cols
[2023-03-11 04:47:02] [INFO ] Computed 92 place invariants in 14394 ms
[2023-03-11 04:47:05] [INFO ] [Real]Absence check using 90 positive place invariants in 211 ms returned sat
[2023-03-11 04:47:05] [INFO ] [Real]Absence check using 90 positive and 2 generalized place invariants in 332 ms returned sat
[2023-03-11 04:47:28] [INFO ] After 25031ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Parikh walk visited 0 properties in 0 ms.
Support contains 1 out of 16563 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 16563/16563 places, 48420/48420 transitions.
Performed 7919 Post agglomeration using F-continuation condition.Transition count delta: 7919
Deduced a syphon composed of 7919 places in 35 ms
Reduce places removed 7919 places and 0 transitions.
Iterating global reduction 0 with 15838 rules applied. Total rules applied 15838 place count 8644 transition count 40501
Free-agglomeration rule (complex) applied 1 times.
Iterating global reduction 0 with 1 rules applied. Total rules applied 15839 place count 8644 transition count 40500
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 15840 place count 8643 transition count 40500
Partial Free-agglomeration rule applied 8191 times.
Drop transitions removed 8191 transitions
Iterating global reduction 1 with 8191 rules applied. Total rules applied 24031 place count 8643 transition count 40500
Applied a total of 24031 rules in 19356 ms. Remains 8643 /16563 variables (removed 7920) and now considering 40500/48420 (removed 7920) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 19358 ms. Remains : 8643/16563 places, 40500/48420 transitions.
Finished random walk after 51234 steps, including 93 resets, run visited all 1 properties in 2294 ms. (steps per millisecond=22 )
FORMULA CANInsertWithFailure-PT-090-CTLFireability-00 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 17283/17283 places, 49140/49140 transitions.
Applied a total of 0 rules in 5384 ms. Remains 17283 /17283 variables (removed 0) and now considering 49140/49140 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5388 ms. Remains : 17283/17283 places, 49140/49140 transitions.
[2023-03-11 04:47:56] [INFO ] Flatten gal took : 1022 ms
[2023-03-11 04:47:57] [INFO ] Flatten gal took : 1165 ms
[2023-03-11 04:47:59] [INFO ] Input system was already deterministic with 49140 transitions.
Starting structural reductions in LTL mode, iteration 0 : 17283/17283 places, 49140/49140 transitions.
Applied a total of 0 rules in 5295 ms. Remains 17283 /17283 variables (removed 0) and now considering 49140/49140 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5306 ms. Remains : 17283/17283 places, 49140/49140 transitions.
[2023-03-11 04:48:06] [INFO ] Flatten gal took : 976 ms
[2023-03-11 04:48:07] [INFO ] Flatten gal took : 1114 ms
[2023-03-11 04:48:09] [INFO ] Input system was already deterministic with 49140 transitions.
Starting structural reductions in LTL mode, iteration 0 : 17283/17283 places, 49140/49140 transitions.
Applied a total of 0 rules in 5071 ms. Remains 17283 /17283 variables (removed 0) and now considering 49140/49140 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5073 ms. Remains : 17283/17283 places, 49140/49140 transitions.
[2023-03-11 04:48:15] [INFO ] Flatten gal took : 927 ms
[2023-03-11 04:48:16] [INFO ] Flatten gal took : 1051 ms
[2023-03-11 04:48:18] [INFO ] Input system was already deterministic with 49140 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 17283/17283 places, 49140/49140 transitions.
Drop transitions removed 630 transitions
Trivial Post-agglo rules discarded 630 transitions
Performed 630 trivial Post agglomeration. Transition count delta: 630
Iterating post reduction 0 with 630 rules applied. Total rules applied 630 place count 17283 transition count 48510
Reduce places removed 630 places and 0 transitions.
Iterating post reduction 1 with 630 rules applied. Total rules applied 1260 place count 16653 transition count 48510
Performed 90 Post agglomeration using F-continuation condition.Transition count delta: 90
Deduced a syphon composed of 90 places in 20 ms
Reduce places removed 90 places and 0 transitions.
Iterating global reduction 2 with 180 rules applied. Total rules applied 1440 place count 16563 transition count 48420
Applied a total of 1440 rules in 11611 ms. Remains 16563 /17283 variables (removed 720) and now considering 48420/49140 (removed 720) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 11613 ms. Remains : 16563/17283 places, 48420/49140 transitions.
[2023-03-11 04:48:31] [INFO ] Flatten gal took : 913 ms
[2023-03-11 04:48:32] [INFO ] Flatten gal took : 1066 ms
[2023-03-11 04:48:34] [INFO ] Input system was already deterministic with 48420 transitions.
Starting structural reductions in LTL mode, iteration 0 : 17283/17283 places, 49140/49140 transitions.
Applied a total of 0 rules in 5171 ms. Remains 17283 /17283 variables (removed 0) and now considering 49140/49140 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5174 ms. Remains : 17283/17283 places, 49140/49140 transitions.
[2023-03-11 04:48:41] [INFO ] Flatten gal took : 979 ms
[2023-03-11 04:48:42] [INFO ] Flatten gal took : 1134 ms
[2023-03-11 04:48:44] [INFO ] Input system was already deterministic with 49140 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 17283/17283 places, 49140/49140 transitions.
Drop transitions removed 630 transitions
Trivial Post-agglo rules discarded 630 transitions
Performed 630 trivial Post agglomeration. Transition count delta: 630
Iterating post reduction 0 with 630 rules applied. Total rules applied 630 place count 17283 transition count 48510
Reduce places removed 630 places and 0 transitions.
Iterating post reduction 1 with 630 rules applied. Total rules applied 1260 place count 16653 transition count 48510
Performed 90 Post agglomeration using F-continuation condition.Transition count delta: 90
Deduced a syphon composed of 90 places in 15 ms
Reduce places removed 90 places and 0 transitions.
Iterating global reduction 2 with 180 rules applied. Total rules applied 1440 place count 16563 transition count 48420
Applied a total of 1440 rules in 10695 ms. Remains 16563 /17283 variables (removed 720) and now considering 48420/49140 (removed 720) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 10696 ms. Remains : 16563/17283 places, 48420/49140 transitions.
[2023-03-11 04:48:56] [INFO ] Flatten gal took : 913 ms
[2023-03-11 04:48:57] [INFO ] Flatten gal took : 997 ms
[2023-03-11 04:48:59] [INFO ] Input system was already deterministic with 48420 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 17283/17283 places, 49140/49140 transitions.
Drop transitions removed 627 transitions
Trivial Post-agglo rules discarded 627 transitions
Performed 627 trivial Post agglomeration. Transition count delta: 627
Iterating post reduction 0 with 627 rules applied. Total rules applied 627 place count 17283 transition count 48513
Reduce places removed 627 places and 0 transitions.
Iterating post reduction 1 with 627 rules applied. Total rules applied 1254 place count 16656 transition count 48513
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 1 Pre rules applied. Total rules applied 1254 place count 16656 transition count 48512
Deduced a syphon composed of 1 places in 17 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 1256 place count 16655 transition count 48512
Performed 89 Post agglomeration using F-continuation condition.Transition count delta: 89
Deduced a syphon composed of 89 places in 16 ms
Reduce places removed 89 places and 0 transitions.
Iterating global reduction 2 with 178 rules applied. Total rules applied 1434 place count 16566 transition count 48423
Applied a total of 1434 rules in 11021 ms. Remains 16566 /17283 variables (removed 717) and now considering 48423/49140 (removed 717) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 11024 ms. Remains : 16566/17283 places, 48423/49140 transitions.
[2023-03-11 04:49:11] [INFO ] Flatten gal took : 938 ms
[2023-03-11 04:49:12] [INFO ] Flatten gal took : 1034 ms
[2023-03-11 04:49:14] [INFO ] Input system was already deterministic with 48423 transitions.
Starting structural reductions in LTL mode, iteration 0 : 17283/17283 places, 49140/49140 transitions.
Applied a total of 0 rules in 5225 ms. Remains 17283 /17283 variables (removed 0) and now considering 49140/49140 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5227 ms. Remains : 17283/17283 places, 49140/49140 transitions.
[2023-03-11 04:49:20] [INFO ] Flatten gal took : 885 ms
[2023-03-11 04:49:21] [INFO ] Flatten gal took : 1042 ms
[2023-03-11 04:49:24] [INFO ] Input system was already deterministic with 49140 transitions.
Starting structural reductions in LTL mode, iteration 0 : 17283/17283 places, 49140/49140 transitions.
Applied a total of 0 rules in 5175 ms. Remains 17283 /17283 variables (removed 0) and now considering 49140/49140 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5177 ms. Remains : 17283/17283 places, 49140/49140 transitions.
[2023-03-11 04:49:30] [INFO ] Flatten gal took : 989 ms
[2023-03-11 04:49:31] [INFO ] Flatten gal took : 1116 ms
[2023-03-11 04:49:33] [INFO ] Input system was already deterministic with 49140 transitions.
Starting structural reductions in LTL mode, iteration 0 : 17283/17283 places, 49140/49140 transitions.
Applied a total of 0 rules in 5915 ms. Remains 17283 /17283 variables (removed 0) and now considering 49140/49140 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5917 ms. Remains : 17283/17283 places, 49140/49140 transitions.
[2023-03-11 04:49:40] [INFO ] Flatten gal took : 786 ms
[2023-03-11 04:49:41] [INFO ] Flatten gal took : 924 ms
[2023-03-11 04:49:43] [INFO ] Input system was already deterministic with 49140 transitions.
Starting structural reductions in LTL mode, iteration 0 : 17283/17283 places, 49140/49140 transitions.
Applied a total of 0 rules in 5270 ms. Remains 17283 /17283 variables (removed 0) and now considering 49140/49140 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5272 ms. Remains : 17283/17283 places, 49140/49140 transitions.
[2023-03-11 04:49:50] [INFO ] Flatten gal took : 1174 ms
[2023-03-11 04:49:51] [INFO ] Flatten gal took : 1148 ms
[2023-03-11 04:49:53] [INFO ] Input system was already deterministic with 49140 transitions.
Starting structural reductions in LTL mode, iteration 0 : 17283/17283 places, 49140/49140 transitions.
Applied a total of 0 rules in 5795 ms. Remains 17283 /17283 variables (removed 0) and now considering 49140/49140 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5797 ms. Remains : 17283/17283 places, 49140/49140 transitions.
[2023-03-11 04:50:00] [INFO ] Flatten gal took : 1018 ms
[2023-03-11 04:50:01] [INFO ] Flatten gal took : 1040 ms
[2023-03-11 04:50:03] [INFO ] Input system was already deterministic with 49140 transitions.
Starting structural reductions in LTL mode, iteration 0 : 17283/17283 places, 49140/49140 transitions.
Applied a total of 0 rules in 5119 ms. Remains 17283 /17283 variables (removed 0) and now considering 49140/49140 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5120 ms. Remains : 17283/17283 places, 49140/49140 transitions.
[2023-03-11 04:50:10] [INFO ] Flatten gal took : 1101 ms
[2023-03-11 04:50:11] [INFO ] Flatten gal took : 1084 ms
[2023-03-11 04:50:13] [INFO ] Input system was already deterministic with 49140 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 17283/17283 places, 49140/49140 transitions.
Drop transitions removed 627 transitions
Trivial Post-agglo rules discarded 627 transitions
Performed 627 trivial Post agglomeration. Transition count delta: 627
Iterating post reduction 0 with 627 rules applied. Total rules applied 627 place count 17283 transition count 48513
Reduce places removed 627 places and 0 transitions.
Iterating post reduction 1 with 627 rules applied. Total rules applied 1254 place count 16656 transition count 48513
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 1 Pre rules applied. Total rules applied 1254 place count 16656 transition count 48512
Deduced a syphon composed of 1 places in 11 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 1256 place count 16655 transition count 48512
Performed 89 Post agglomeration using F-continuation condition.Transition count delta: 89
Deduced a syphon composed of 89 places in 19 ms
Reduce places removed 89 places and 0 transitions.
Iterating global reduction 2 with 178 rules applied. Total rules applied 1434 place count 16566 transition count 48423
Applied a total of 1434 rules in 12715 ms. Remains 16566 /17283 variables (removed 717) and now considering 48423/49140 (removed 717) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 12718 ms. Remains : 16566/17283 places, 48423/49140 transitions.
[2023-03-11 04:50:26] [INFO ] Flatten gal took : 846 ms
[2023-03-11 04:50:27] [INFO ] Flatten gal took : 915 ms
[2023-03-11 04:50:29] [INFO ] Input system was already deterministic with 48423 transitions.
Starting structural reductions in LTL mode, iteration 0 : 17283/17283 places, 49140/49140 transitions.
Applied a total of 0 rules in 5300 ms. Remains 17283 /17283 variables (removed 0) and now considering 49140/49140 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5303 ms. Remains : 17283/17283 places, 49140/49140 transitions.
[2023-03-11 04:50:36] [INFO ] Flatten gal took : 848 ms
[2023-03-11 04:50:37] [INFO ] Flatten gal took : 876 ms
[2023-03-11 04:50:39] [INFO ] Input system was already deterministic with 49140 transitions.
[2023-03-11 04:50:40] [INFO ] Flatten gal took : 823 ms
[2023-03-11 04:50:41] [INFO ] Flatten gal took : 1073 ms
[2023-03-11 04:50:41] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLFireability.sr.xml took 6 ms.
[2023-03-11 04:50:41] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 17283 places, 49140 transitions and 131220 arcs took 186 ms.
Total runtime 422377 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT CANInsertWithFailure-PT-090
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/369
CTLFireability

BK_STOP 1678511148610

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/369/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/369/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/369/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 54 (type SKEL/FNDP) for 9 CANInsertWithFailure-PT-090-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 55 (type SKEL/EQUN) for 9 CANInsertWithFailure-PT-090-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 56 (type SKEL/SRCH) for 9 CANInsertWithFailure-PT-090-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 57 (type SKEL/SRCH) for 9 CANInsertWithFailure-PT-090-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 56 (type SKEL/SRCH) for CANInsertWithFailure-PT-090-CTLFireability-04
lola: result : true
lola: markings : 12
lola: fired transitions : 11
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 54 (type FNDP) for CANInsertWithFailure-PT-090-CTLFireability-04 (obsolete)
lola: CANCELED task # 55 (type EQUN) for CANInsertWithFailure-PT-090-CTLFireability-04 (obsolete)
lola: CANCELED task # 57 (type SRCH) for CANInsertWithFailure-PT-090-CTLFireability-04 (obsolete)
lola: FINISHED task # 54 (type SKEL/FNDP) for CANInsertWithFailure-PT-090-CTLFireability-04
lola: result : true
lola: fired transitions : 10
lola: tried executions : 1
lola: time used : 1.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/369/CTLFireability-55.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 55 (type SKEL/EQUN) for CANInsertWithFailure-PT-090-CTLFireability-04
lola: result : true
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 3 0 0 1
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 572 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 3 0 0 1
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 577 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 3 0 0 1
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 582 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 3 0 0 1
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 587 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 3 0 0 1
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 592 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 3 0 0 1
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 597 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 59 (type SKEL/FNDP) for 9 CANInsertWithFailure-PT-090-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 60 (type SKEL/EQUN) for 9 CANInsertWithFailure-PT-090-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 61 (type SKEL/SRCH) for 9 CANInsertWithFailure-PT-090-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 62 (type SKEL/SRCH) for 9 CANInsertWithFailure-PT-090-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 62 (type SKEL/SRCH) for CANInsertWithFailure-PT-090-CTLFireability-04
lola: result : true
lola: markings : 12
lola: fired transitions : 11
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 59 (type FNDP) for CANInsertWithFailure-PT-090-CTLFireability-04 (obsolete)
lola: CANCELED task # 60 (type EQUN) for CANInsertWithFailure-PT-090-CTLFireability-04 (obsolete)
lola: CANCELED task # 61 (type SRCH) for CANInsertWithFailure-PT-090-CTLFireability-04 (obsolete)
lola: FINISHED task # 59 (type SKEL/FNDP) for CANInsertWithFailure-PT-090-CTLFireability-04
lola: result : true
lola: fired transitions : 10
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/369/CTLFireability-60.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 60 (type SKEL/EQUN) for CANInsertWithFailure-PT-090-CTLFireability-04
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 6 0 0 2
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 602 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: RELEASE
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 6 0 0 2
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 607 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 3.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: NOTDEADLOCKFREE
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 6 0 0 2
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 612 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 6 0 0 2
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 617 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 6 0 0 2
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 622 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 6 0 0 2
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 627 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 6 0 0 2
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 632 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 6 0 0 2
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 637 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 6 0 0 2
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 642 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 6 0 0 2
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 647 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 6 0 0 2
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 652 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 6 0 0 2
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 657 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 6 0 0 2
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 662 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 6 0 0 2
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 667 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 6 0 0 2
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 672 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 6 0 0 2
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 677 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 6 0 0 2
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 682 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 6 0 0 2
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 687 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 6 0 0 2
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 692 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 6 0 0 2
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 697 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 6 0 0 2
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 702 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 6 0 0 2
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 707 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 6 0 0 2
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 712 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 6 0 0 2
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 717 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 6 0 0 2
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 722 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 6 0 0 2
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 727 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 6 0 0 2
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 732 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 6 0 0 2
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 737 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 6 0 0 2
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 742 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 6 0 0 2
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 747 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 6 0 0 2
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 752 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 6 0 0 2
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 757 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 6 0 0 2
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 762 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 6 0 0 2
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 767 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 6 0 0 2
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 772 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 6 0 0 2
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 777 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 6 0 0 2
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 782 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 6 0 0 2
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 787 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 6 0 0 2
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 792 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 6 0 0 2
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 797 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 6 0 0 2
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 802 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 6 0 0 2
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 807 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 6 0 0 2
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 812 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 6 0 0 2
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 817 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 6 0 0 2
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 822 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 6 0 0 2
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 827 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 6 0 0 2
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 832 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 6 0 0 2
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 837 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 6 0 0 2
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 842 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 6 0 0 2
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 847 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 6 0 0 2
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 852 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 6 0 0 2
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 857 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 6 0 0 2
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 862 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 6 0 0 2
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 867 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 6 0 0 2
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 873 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 6 0 0 2
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 878 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 6 0 0 2
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 883 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 6 0 0 2
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 888 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 6 0 0 2
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 893 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 6 0 0 2
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 900 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-090-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-04: CONJ 0 0 0 0 6 0 0 2
CANInsertWithFailure-PT-090-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-06: EFAG 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-12: CONJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-090-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 905 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 15
/home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin//../BenchKit_head.sh: line 63: 522 Killed lola --conf=$BIN_DIR/configfiles/ctlfireabilityconf --formula=$DIR/CTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CANInsertWithFailure-PT-090"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is CANInsertWithFailure-PT-090, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r039-tajo-167813693000770"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/CANInsertWithFailure-PT-090.tgz
mv CANInsertWithFailure-PT-090 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;