Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/mnt/tpsp/fkordon/mcc2023-input.r039-tajo-167813693000746.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2023-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
......................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is CANInsertWithFailure-PT-060, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r039-tajo-167813693000746
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 23M
-rw-r--r-- 1 mcc users 9.2K Feb 26 00:55 CTLCardinality.txt
-rw-r--r-- 1 mcc users 79K Feb 26 00:55 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.7K Feb 26 00:40 CTLFireability.txt
-rw-r--r-- 1 mcc users 58K Feb 26 00:40 CTLFireability.xml
-rw-r--r-- 1 mcc users 5.3K Feb 25 15:41 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Feb 25 15:41 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.0K Feb 25 15:41 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 15:41 LTLFireability.xml
-rw-r--r-- 1 mcc users 22K Feb 26 01:13 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 180K Feb 26 01:13 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 12K Feb 26 01:02 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 75K Feb 26 01:02 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.0K Feb 25 15:41 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K Feb 25 15:41 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 22M Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME CANInsertWithFailure-PT-060-CTLFireability-00
FORMULA_NAME CANInsertWithFailure-PT-060-CTLFireability-01
FORMULA_NAME CANInsertWithFailure-PT-060-CTLFireability-02
FORMULA_NAME CANInsertWithFailure-PT-060-CTLFireability-03
FORMULA_NAME CANInsertWithFailure-PT-060-CTLFireability-04
FORMULA_NAME CANInsertWithFailure-PT-060-CTLFireability-05
FORMULA_NAME CANInsertWithFailure-PT-060-CTLFireability-06
FORMULA_NAME CANInsertWithFailure-PT-060-CTLFireability-07
FORMULA_NAME CANInsertWithFailure-PT-060-CTLFireability-08
FORMULA_NAME CANInsertWithFailure-PT-060-CTLFireability-09
FORMULA_NAME CANInsertWithFailure-PT-060-CTLFireability-10
FORMULA_NAME CANInsertWithFailure-PT-060-CTLFireability-11
FORMULA_NAME CANInsertWithFailure-PT-060-CTLFireability-12
FORMULA_NAME CANInsertWithFailure-PT-060-CTLFireability-13
FORMULA_NAME CANInsertWithFailure-PT-060-CTLFireability-14
FORMULA_NAME CANInsertWithFailure-PT-060-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678508041611

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=CANInsertWithFailure-PT-060
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-11 04:14:03] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-11 04:14:03] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-11 04:14:04] [INFO ] Load time of PNML (sax parser for PT used): 508 ms
[2023-03-11 04:14:04] [INFO ] Transformed 7924 places.
[2023-03-11 04:14:04] [INFO ] Transformed 21960 transitions.
[2023-03-11 04:14:04] [INFO ] Parsed PT model containing 7924 places and 21960 transitions and 58800 arcs in 759 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 16 ms.
Support contains 150 out of 7924 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 7924/7924 places, 21960/21960 transitions.
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 7923 transition count 21960
Applied a total of 1 rules in 1597 ms. Remains 7923 /7924 variables (removed 1) and now considering 21960/21960 (removed 0) transitions.
// Phase 1: matrix 21960 rows 7923 cols
[2023-03-11 04:14:09] [INFO ] Computed 62 place invariants in 2629 ms
[2023-03-11 04:14:10] [INFO ] Implicit Places using invariants in 3820 ms returned []
Implicit Place search using SMT only with invariants took 3849 ms to find 0 implicit places.
[2023-03-11 04:14:10] [INFO ] Invariant cache hit.
[2023-03-11 04:14:11] [INFO ] Dead Transitions using invariants and state equation in 1036 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 7923/7924 places, 21960/21960 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6492 ms. Remains : 7923/7924 places, 21960/21960 transitions.
Support contains 150 out of 7923 places after structural reductions.
[2023-03-11 04:14:12] [INFO ] Flatten gal took : 858 ms
[2023-03-11 04:14:13] [INFO ] Flatten gal took : 443 ms
[2023-03-11 04:14:14] [INFO ] Input system was already deterministic with 21960 transitions.
Incomplete random walk after 10000 steps, including 6 resets, run finished after 938 ms. (steps per millisecond=10 ) properties (out of 98) seen :35
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 63) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 63) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 63) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 63) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 63) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 62) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 62) seen :0
Running SMT prover for 62 properties.
[2023-03-11 04:14:15] [INFO ] Invariant cache hit.
[2023-03-11 04:14:25] [INFO ] [Real]Absence check using 60 positive place invariants in 144 ms returned sat
[2023-03-11 04:14:26] [INFO ] [Real]Absence check using 60 positive and 2 generalized place invariants in 182 ms returned sat
[2023-03-11 04:14:40] [INFO ] After 5451ms SMT Verify possible using state equation in real domain returned unsat :0 sat :7 real:54
[2023-03-11 04:14:40] [INFO ] State equation strengthened by 7140 read => feed constraints.
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:339)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-11 04:14:40] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-11 04:14:40] [INFO ] After 25131ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0
Fused 62 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 0 ms.
Support contains 103 out of 7923 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 7923/7923 places, 21960/21960 transitions.
Drop transitions removed 389 transitions
Trivial Post-agglo rules discarded 389 transitions
Performed 389 trivial Post agglomeration. Transition count delta: 389
Iterating post reduction 0 with 389 rules applied. Total rules applied 389 place count 7923 transition count 21571
Reduce places removed 389 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 390 rules applied. Total rules applied 779 place count 7534 transition count 21570
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 780 place count 7533 transition count 21570
Performed 9 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 9 Pre rules applied. Total rules applied 780 place count 7533 transition count 21561
Deduced a syphon composed of 9 places in 11 ms
Reduce places removed 9 places and 0 transitions.
Iterating global reduction 3 with 18 rules applied. Total rules applied 798 place count 7524 transition count 21561
Performed 3483 Post agglomeration using F-continuation condition.Transition count delta: 3483
Deduced a syphon composed of 3483 places in 28 ms
Reduce places removed 3483 places and 0 transitions.
Iterating global reduction 3 with 6966 rules applied. Total rules applied 7764 place count 4041 transition count 18078
Drop transitions removed 3375 transitions
Redundant transition composition rules discarded 3375 transitions
Iterating global reduction 3 with 3375 rules applied. Total rules applied 11139 place count 4041 transition count 14703
Free-agglomeration rule (complex) applied 18 times.
Iterating global reduction 3 with 18 rules applied. Total rules applied 11157 place count 4041 transition count 14685
Reduce places removed 18 places and 0 transitions.
Iterating post reduction 3 with 18 rules applied. Total rules applied 11175 place count 4023 transition count 14685
Partial Free-agglomeration rule applied 3700 times.
Drop transitions removed 3700 transitions
Iterating global reduction 4 with 3700 rules applied. Total rules applied 14875 place count 4023 transition count 14685
Partial Free-agglomeration rule applied 535 times.
Drop transitions removed 535 transitions
Iterating global reduction 4 with 535 rules applied. Total rules applied 15410 place count 4023 transition count 14685
Applied a total of 15410 rules in 7314 ms. Remains 4023 /7923 variables (removed 3900) and now considering 14685/21960 (removed 7275) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 7317 ms. Remains : 4023/7923 places, 14685/21960 transitions.
Incomplete random walk after 10000 steps, including 34 resets, run finished after 680 ms. (steps per millisecond=14 ) properties (out of 62) seen :19
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 43) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 43) seen :0
Running SMT prover for 43 properties.
// Phase 1: matrix 14685 rows 4023 cols
[2023-03-11 04:14:49] [INFO ] Computed 62 place invariants in 497 ms
[2023-03-11 04:14:53] [INFO ] [Real]Absence check using 60 positive place invariants in 74 ms returned sat
[2023-03-11 04:14:53] [INFO ] [Real]Absence check using 60 positive and 2 generalized place invariants in 74 ms returned sat
[2023-03-11 04:15:09] [INFO ] After 12408ms SMT Verify possible using state equation in real domain returned unsat :0 sat :16 real:27
[2023-03-11 04:15:10] [INFO ] State equation strengthened by 14263 read => feed constraints.
[2023-03-11 04:15:14] [INFO ] After 4730ms SMT Verify possible using 14263 Read/Feed constraints in real domain returned unsat :0 sat :12 real:31
[2023-03-11 04:15:14] [INFO ] After 4732ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :12 real:31
Attempting to minimize the solution found.
Minimization took 6 ms.
[2023-03-11 04:15:14] [INFO ] After 25049ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :12 real:31
[2023-03-11 04:15:17] [INFO ] [Nat]Absence check using 60 positive place invariants in 35 ms returned sat
[2023-03-11 04:15:17] [INFO ] [Nat]Absence check using 60 positive and 2 generalized place invariants in 47 ms returned sat
[2023-03-11 04:15:39] [INFO ] After 19702ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :43
java.lang.RuntimeException: SMT solver raised an error when submitting script. Raised (error "Failed to assert expression: java.io.IOException: Stream close...
at fr.lip6.move.gal.structural.smt.SMTUtils.execAndCheckResult(SMTUtils.java:251)
at fr.lip6.move.gal.structural.smt.DeadlockTester.verifyPossible(DeadlockTester.java:642)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMTIncremental(DeadlockTester.java:350)
at fr.lip6.move.gal.structural.smt.DeadlockTester.testUnreachableWithSMT(DeadlockTester.java:223)
at fr.lip6.move.gal.application.solver.ReachabilitySolver.applyReductions(ReachabilitySolver.java:95)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.checkAtomicPropositionsLogic(AtomicReducerSR.java:105)
at fr.lip6.move.gal.application.solver.logic.AtomicReducerSR.strongReductions(AtomicReducerSR.java:44)
at fr.lip6.move.gal.application.solver.ltl.LTLPropertySolver.preSolveForLogic(LTLPropertySolver.java:176)
at fr.lip6.move.gal.application.Application.startNoEx(Application.java:626)
at fr.lip6.move.gal.application.Application.start(Application.java:178)
at fr.lip6.move.gal.itscl.application.Application.start(Application.java:45)
at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:203)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:136)
at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:402)
at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:255)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
at java.base/jdk.internal.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:77)
at java.base/jdk.internal.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
at java.base/java.lang.reflect.Method.invoke(Method.java:568)
at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:659)
at org.eclipse.equinox.launcher.Main.basicRun(Main.java:596)
at org.eclipse.equinox.launcher.Main.run(Main.java:1467)
at org.eclipse.equinox.launcher.Main.main(Main.java:1440)
[2023-03-11 04:15:39] [WARNING] SMT solver failed with error :SMT solver raised an error when submitting script.... while checking expressions.
[2023-03-11 04:15:39] [INFO ] After 25110ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :12 real:31
Fused 43 Parikh solutions to 39 different solutions.
Parikh walk visited 5 properties in 1712 ms.
Support contains 65 out of 4023 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 4023/4023 places, 14685/14685 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 4023 transition count 14684
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 2 place count 4022 transition count 14684
Performed 19 Post agglomeration using F-continuation condition.Transition count delta: 19
Deduced a syphon composed of 19 places in 3 ms
Reduce places removed 19 places and 0 transitions.
Iterating global reduction 2 with 38 rules applied. Total rules applied 40 place count 4003 transition count 14665
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 2 with 1 rules applied. Total rules applied 41 place count 4003 transition count 14664
Free-agglomeration rule applied 1 times.
Iterating global reduction 2 with 1 rules applied. Total rules applied 42 place count 4003 transition count 14663
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 43 place count 4002 transition count 14663
Partial Free-agglomeration rule applied 14 times.
Drop transitions removed 14 transitions
Iterating global reduction 3 with 14 rules applied. Total rules applied 57 place count 4002 transition count 14663
Applied a total of 57 rules in 4011 ms. Remains 4002 /4023 variables (removed 21) and now considering 14663/14685 (removed 22) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 4011 ms. Remains : 4002/4023 places, 14663/14685 transitions.
Incomplete random walk after 10000 steps, including 35 resets, run finished after 765 ms. (steps per millisecond=13 ) properties (out of 38) seen :8
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 30) seen :0
Running SMT prover for 30 properties.
// Phase 1: matrix 14663 rows 4002 cols
[2023-03-11 04:15:47] [INFO ] Computed 62 place invariants in 510 ms
[2023-03-11 04:15:49] [INFO ] [Real]Absence check using 60 positive place invariants in 36 ms returned sat
[2023-03-11 04:15:49] [INFO ] [Real]Absence check using 60 positive and 2 generalized place invariants in 49 ms returned sat
[2023-03-11 04:16:08] [INFO ] After 17819ms SMT Verify possible using state equation in real domain returned unsat :0 sat :9 real:21
[2023-03-11 04:16:08] [INFO ] State equation strengthened by 14366 read => feed constraints.
[2023-03-11 04:16:12] [INFO ] After 3632ms SMT Verify possible using 14366 Read/Feed constraints in real domain returned unsat :0 sat :9 real:21
[2023-03-11 04:16:12] [INFO ] After 3636ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :9 real:21
Attempting to minimize the solution found.
Minimization took 6 ms.
[2023-03-11 04:16:12] [INFO ] After 25069ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :9 real:21
[2023-03-11 04:16:14] [INFO ] [Nat]Absence check using 60 positive place invariants in 45 ms returned sat
[2023-03-11 04:16:14] [INFO ] [Nat]Absence check using 60 positive and 2 generalized place invariants in 62 ms returned sat
[2023-03-11 04:16:34] [INFO ] After 18024ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :30
[2023-03-11 04:16:37] [INFO ] After 2725ms SMT Verify possible using 14366 Read/Feed constraints in natural domain returned unsat :0 sat :29
[2023-03-11 04:16:37] [INFO ] After 2727ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :29
Attempting to minimize the solution found.
Minimization took 13 ms.
[2023-03-11 04:16:37] [INFO ] After 25068ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :29
Parikh walk visited 9 properties in 3264 ms.
Support contains 44 out of 4002 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 4002/4002 places, 14663/14663 transitions.
Performed 13 Post agglomeration using F-continuation condition.Transition count delta: 13
Deduced a syphon composed of 13 places in 2 ms
Reduce places removed 13 places and 0 transitions.
Iterating global reduction 0 with 26 rules applied. Total rules applied 26 place count 3989 transition count 14650
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 0 with 1 rules applied. Total rules applied 27 place count 3989 transition count 14649
Partial Free-agglomeration rule applied 6 times.
Drop transitions removed 6 transitions
Iterating global reduction 0 with 6 rules applied. Total rules applied 33 place count 3989 transition count 14649
Applied a total of 33 rules in 2830 ms. Remains 3989 /4002 variables (removed 13) and now considering 14649/14663 (removed 14) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 2830 ms. Remains : 3989/4002 places, 14649/14663 transitions.
[2023-03-11 04:16:43] [INFO ] Flatten gal took : 486 ms
[2023-03-11 04:16:44] [INFO ] Flatten gal took : 648 ms
[2023-03-11 04:16:45] [INFO ] Input system was already deterministic with 21960 transitions.
Computed a total of 242 stabilizing places and 420 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 7923/7923 places, 21960/21960 transitions.
Applied a total of 0 rules in 960 ms. Remains 7923 /7923 variables (removed 0) and now considering 21960/21960 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 961 ms. Remains : 7923/7923 places, 21960/21960 transitions.
[2023-03-11 04:16:47] [INFO ] Flatten gal took : 460 ms
[2023-03-11 04:16:48] [INFO ] Flatten gal took : 552 ms
[2023-03-11 04:16:49] [INFO ] Input system was already deterministic with 21960 transitions.
Starting structural reductions in LTL mode, iteration 0 : 7923/7923 places, 21960/21960 transitions.
Applied a total of 0 rules in 922 ms. Remains 7923 /7923 variables (removed 0) and now considering 21960/21960 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 922 ms. Remains : 7923/7923 places, 21960/21960 transitions.
[2023-03-11 04:16:50] [INFO ] Flatten gal took : 372 ms
[2023-03-11 04:16:51] [INFO ] Flatten gal took : 489 ms
[2023-03-11 04:16:52] [INFO ] Input system was already deterministic with 21960 transitions.
Starting structural reductions in LTL mode, iteration 0 : 7923/7923 places, 21960/21960 transitions.
Applied a total of 0 rules in 1290 ms. Remains 7923 /7923 variables (removed 0) and now considering 21960/21960 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1292 ms. Remains : 7923/7923 places, 21960/21960 transitions.
[2023-03-11 04:16:54] [INFO ] Flatten gal took : 480 ms
[2023-03-11 04:16:54] [INFO ] Flatten gal took : 640 ms
[2023-03-11 04:16:55] [INFO ] Input system was already deterministic with 21960 transitions.
Starting structural reductions in LTL mode, iteration 0 : 7923/7923 places, 21960/21960 transitions.
Applied a total of 0 rules in 1064 ms. Remains 7923 /7923 variables (removed 0) and now considering 21960/21960 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1065 ms. Remains : 7923/7923 places, 21960/21960 transitions.
[2023-03-11 04:16:57] [INFO ] Flatten gal took : 445 ms
[2023-03-11 04:16:58] [INFO ] Flatten gal took : 512 ms
[2023-03-11 04:16:58] [INFO ] Input system was already deterministic with 21960 transitions.
Starting structural reductions in LTL mode, iteration 0 : 7923/7923 places, 21960/21960 transitions.
Applied a total of 0 rules in 954 ms. Remains 7923 /7923 variables (removed 0) and now considering 21960/21960 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 955 ms. Remains : 7923/7923 places, 21960/21960 transitions.
[2023-03-11 04:17:00] [INFO ] Flatten gal took : 414 ms
[2023-03-11 04:17:00] [INFO ] Flatten gal took : 475 ms
[2023-03-11 04:17:01] [INFO ] Input system was already deterministic with 21960 transitions.
Starting structural reductions in LTL mode, iteration 0 : 7923/7923 places, 21960/21960 transitions.
Applied a total of 0 rules in 928 ms. Remains 7923 /7923 variables (removed 0) and now considering 21960/21960 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 930 ms. Remains : 7923/7923 places, 21960/21960 transitions.
[2023-03-11 04:17:03] [INFO ] Flatten gal took : 449 ms
[2023-03-11 04:17:03] [INFO ] Flatten gal took : 535 ms
[2023-03-11 04:17:05] [INFO ] Input system was already deterministic with 21960 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 7923/7923 places, 21960/21960 transitions.
Drop transitions removed 420 transitions
Trivial Post-agglo rules discarded 420 transitions
Performed 420 trivial Post agglomeration. Transition count delta: 420
Iterating post reduction 0 with 420 rules applied. Total rules applied 420 place count 7923 transition count 21540
Reduce places removed 420 places and 0 transitions.
Iterating post reduction 1 with 420 rules applied. Total rules applied 840 place count 7503 transition count 21540
Performed 60 Post agglomeration using F-continuation condition.Transition count delta: 60
Deduced a syphon composed of 60 places in 6 ms
Reduce places removed 60 places and 0 transitions.
Iterating global reduction 2 with 120 rules applied. Total rules applied 960 place count 7443 transition count 21480
Applied a total of 960 rules in 2152 ms. Remains 7443 /7923 variables (removed 480) and now considering 21480/21960 (removed 480) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 2152 ms. Remains : 7443/7923 places, 21480/21960 transitions.
[2023-03-11 04:17:07] [INFO ] Flatten gal took : 416 ms
[2023-03-11 04:17:08] [INFO ] Flatten gal took : 509 ms
[2023-03-11 04:17:09] [INFO ] Input system was already deterministic with 21480 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 7923/7923 places, 21960/21960 transitions.
Drop transitions removed 419 transitions
Trivial Post-agglo rules discarded 419 transitions
Performed 419 trivial Post agglomeration. Transition count delta: 419
Iterating post reduction 0 with 419 rules applied. Total rules applied 419 place count 7923 transition count 21541
Reduce places removed 419 places and 0 transitions.
Iterating post reduction 1 with 419 rules applied. Total rules applied 838 place count 7504 transition count 21541
Performed 60 Post agglomeration using F-continuation condition.Transition count delta: 60
Deduced a syphon composed of 60 places in 5 ms
Reduce places removed 60 places and 0 transitions.
Iterating global reduction 2 with 120 rules applied. Total rules applied 958 place count 7444 transition count 21481
Applied a total of 958 rules in 2080 ms. Remains 7444 /7923 variables (removed 479) and now considering 21481/21960 (removed 479) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 2080 ms. Remains : 7444/7923 places, 21481/21960 transitions.
[2023-03-11 04:17:11] [INFO ] Flatten gal took : 427 ms
[2023-03-11 04:17:12] [INFO ] Flatten gal took : 518 ms
[2023-03-11 04:17:13] [INFO ] Input system was already deterministic with 21481 transitions.
Finished random walk after 3329 steps, including 5 resets, run visited all 1 properties in 82 ms. (steps per millisecond=40 )
FORMULA CANInsertWithFailure-PT-060-CTLFireability-07 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 7923/7923 places, 21960/21960 transitions.
Applied a total of 0 rules in 927 ms. Remains 7923 /7923 variables (removed 0) and now considering 21960/21960 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 929 ms. Remains : 7923/7923 places, 21960/21960 transitions.
[2023-03-11 04:17:15] [INFO ] Flatten gal took : 362 ms
[2023-03-11 04:17:15] [INFO ] Flatten gal took : 483 ms
[2023-03-11 04:17:16] [INFO ] Input system was already deterministic with 21960 transitions.
Starting structural reductions in LTL mode, iteration 0 : 7923/7923 places, 21960/21960 transitions.
Applied a total of 0 rules in 938 ms. Remains 7923 /7923 variables (removed 0) and now considering 21960/21960 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 938 ms. Remains : 7923/7923 places, 21960/21960 transitions.
[2023-03-11 04:17:18] [INFO ] Flatten gal took : 355 ms
[2023-03-11 04:17:18] [INFO ] Flatten gal took : 412 ms
[2023-03-11 04:17:19] [INFO ] Input system was already deterministic with 21960 transitions.
Starting structural reductions in LTL mode, iteration 0 : 7923/7923 places, 21960/21960 transitions.
Applied a total of 0 rules in 1041 ms. Remains 7923 /7923 variables (removed 0) and now considering 21960/21960 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1041 ms. Remains : 7923/7923 places, 21960/21960 transitions.
[2023-03-11 04:17:20] [INFO ] Flatten gal took : 413 ms
[2023-03-11 04:17:21] [INFO ] Flatten gal took : 442 ms
[2023-03-11 04:17:22] [INFO ] Input system was already deterministic with 21960 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 7923/7923 places, 21960/21960 transitions.
Drop transitions removed 415 transitions
Trivial Post-agglo rules discarded 415 transitions
Performed 415 trivial Post agglomeration. Transition count delta: 415
Iterating post reduction 0 with 415 rules applied. Total rules applied 415 place count 7923 transition count 21545
Reduce places removed 415 places and 0 transitions.
Iterating post reduction 1 with 415 rules applied. Total rules applied 830 place count 7508 transition count 21545
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 2 Pre rules applied. Total rules applied 830 place count 7508 transition count 21543
Deduced a syphon composed of 2 places in 7 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 4 rules applied. Total rules applied 834 place count 7506 transition count 21543
Performed 58 Post agglomeration using F-continuation condition.Transition count delta: 58
Deduced a syphon composed of 58 places in 6 ms
Reduce places removed 58 places and 0 transitions.
Iterating global reduction 2 with 116 rules applied. Total rules applied 950 place count 7448 transition count 21485
Applied a total of 950 rules in 2251 ms. Remains 7448 /7923 variables (removed 475) and now considering 21485/21960 (removed 475) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 2252 ms. Remains : 7448/7923 places, 21485/21960 transitions.
[2023-03-11 04:17:24] [INFO ] Flatten gal took : 354 ms
[2023-03-11 04:17:25] [INFO ] Flatten gal took : 467 ms
[2023-03-11 04:17:26] [INFO ] Input system was already deterministic with 21485 transitions.
Starting structural reductions in LTL mode, iteration 0 : 7923/7923 places, 21960/21960 transitions.
Applied a total of 0 rules in 956 ms. Remains 7923 /7923 variables (removed 0) and now considering 21960/21960 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 957 ms. Remains : 7923/7923 places, 21960/21960 transitions.
[2023-03-11 04:17:27] [INFO ] Flatten gal took : 420 ms
[2023-03-11 04:17:28] [INFO ] Flatten gal took : 467 ms
[2023-03-11 04:17:29] [INFO ] Input system was already deterministic with 21960 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 7923/7923 places, 21960/21960 transitions.
Drop transitions removed 414 transitions
Trivial Post-agglo rules discarded 414 transitions
Performed 414 trivial Post agglomeration. Transition count delta: 414
Iterating post reduction 0 with 414 rules applied. Total rules applied 414 place count 7923 transition count 21546
Reduce places removed 414 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 415 rules applied. Total rules applied 829 place count 7509 transition count 21545
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 830 place count 7508 transition count 21545
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 2 Pre rules applied. Total rules applied 830 place count 7508 transition count 21543
Deduced a syphon composed of 2 places in 5 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 3 with 4 rules applied. Total rules applied 834 place count 7506 transition count 21543
Performed 58 Post agglomeration using F-continuation condition.Transition count delta: 58
Deduced a syphon composed of 58 places in 5 ms
Reduce places removed 58 places and 0 transitions.
Iterating global reduction 3 with 116 rules applied. Total rules applied 950 place count 7448 transition count 21485
Applied a total of 950 rules in 2204 ms. Remains 7448 /7923 variables (removed 475) and now considering 21485/21960 (removed 475) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 2204 ms. Remains : 7448/7923 places, 21485/21960 transitions.
[2023-03-11 04:17:31] [INFO ] Flatten gal took : 439 ms
[2023-03-11 04:17:32] [INFO ] Flatten gal took : 521 ms
[2023-03-11 04:17:33] [INFO ] Input system was already deterministic with 21485 transitions.
Starting structural reductions in LTL mode, iteration 0 : 7923/7923 places, 21960/21960 transitions.
Applied a total of 0 rules in 937 ms. Remains 7923 /7923 variables (removed 0) and now considering 21960/21960 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 937 ms. Remains : 7923/7923 places, 21960/21960 transitions.
[2023-03-11 04:17:34] [INFO ] Flatten gal took : 440 ms
[2023-03-11 04:17:35] [INFO ] Flatten gal took : 532 ms
[2023-03-11 04:17:36] [INFO ] Input system was already deterministic with 21960 transitions.
Starting structural reductions in LTL mode, iteration 0 : 7923/7923 places, 21960/21960 transitions.
Applied a total of 0 rules in 921 ms. Remains 7923 /7923 variables (removed 0) and now considering 21960/21960 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 922 ms. Remains : 7923/7923 places, 21960/21960 transitions.
[2023-03-11 04:17:37] [INFO ] Flatten gal took : 321 ms
[2023-03-11 04:17:38] [INFO ] Flatten gal took : 360 ms
[2023-03-11 04:17:39] [INFO ] Input system was already deterministic with 21960 transitions.
[2023-03-11 04:17:39] [INFO ] Flatten gal took : 386 ms
[2023-03-11 04:17:40] [INFO ] Flatten gal took : 430 ms
[2023-03-11 04:17:40] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLFireability.sr.xml took 2 ms.
[2023-03-11 04:17:40] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 7923 places, 21960 transitions and 58680 arcs took 76 ms.
Total runtime 216274 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT CANInsertWithFailure-PT-060
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/376
CTLFireability

BK_STOP 1678508587978

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/376/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/376/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/376/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 137 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 15
lola: Created skeleton in 1.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: LAUNCH task # 50 (type SKEL/SRCH) for 34 CANInsertWithFailure-PT-060-CTLFireability-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: RELEASE
lola: RELEASE
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 1 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-13: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL SRCH 2/3460 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 115841 m, 23168 m/sec, 134449 t fired, .

Time elapsed: 142 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 15
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 1 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL SRCH 7/3460 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 291850 m, 35201 m/sec, 552341 t fired, .

Time elapsed: 147 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 1 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL SRCH 12/3460 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 443917 m, 30413 m/sec, 940440 t fired, .

Time elapsed: 152 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 1 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL SRCH 17/3460 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 623824 m, 35981 m/sec, 1395424 t fired, .

Time elapsed: 157 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 1 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL SRCH 22/3460 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 777729 m, 30781 m/sec, 1801116 t fired, .

Time elapsed: 162 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 1 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL SRCH 27/3460 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 927747 m, 30003 m/sec, 2200384 t fired, .

Time elapsed: 167 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 1 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL SRCH 32/3460 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 1072510 m, 28952 m/sec, 2576502 t fired, .

Time elapsed: 172 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 1 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL SRCH 37/3460 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 1209273 m, 27352 m/sec, 2930723 t fired, .

Time elapsed: 177 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 1 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL SRCH 42/3460 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 1343162 m, 26777 m/sec, 3276997 t fired, .

Time elapsed: 182 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 1 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL SRCH 47/3460 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 1514513 m, 34270 m/sec, 3717081 t fired, .

Time elapsed: 187 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 1 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL SRCH 52/3460 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 1697873 m, 36672 m/sec, 4187839 t fired, .

Time elapsed: 192 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 1 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL SRCH 57/3460 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 1873515 m, 35128 m/sec, 4653349 t fired, .

Time elapsed: 197 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 1 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL SRCH 62/3460 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 2059685 m, 37234 m/sec, 5121295 t fired, .

Time elapsed: 202 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 1 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL SRCH 67/3460 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 2227517 m, 33566 m/sec, 5545938 t fired, .

Time elapsed: 207 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 1 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL SRCH 72/3460 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 2382586 m, 31013 m/sec, 5959646 t fired, .

Time elapsed: 212 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 1 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL SRCH 77/3460 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 2523525 m, 28187 m/sec, 6339174 t fired, .

Time elapsed: 217 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 1 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL SRCH 82/3460 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 2675932 m, 30481 m/sec, 6740115 t fired, .

Time elapsed: 222 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 1 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL SRCH 87/3460 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 2804396 m, 25692 m/sec, 7096234 t fired, .

Time elapsed: 227 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 1 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL SRCH 92/3460 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 2939849 m, 27090 m/sec, 7455514 t fired, .

Time elapsed: 232 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 1 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL SRCH 97/3460 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 3080749 m, 28180 m/sec, 7831009 t fired, .

Time elapsed: 237 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 1 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL SRCH 102/3460 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 3204793 m, 24808 m/sec, 8154628 t fired, .

Time elapsed: 242 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 1 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL SRCH 107/3460 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 3333281 m, 25697 m/sec, 8492075 t fired, .

Time elapsed: 247 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 15
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 1 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 1 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL SRCH 112/3460 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 3512328 m, 35809 m/sec, 8959644 t fired, .

Time elapsed: 252 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 1 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 1 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL SRCH 117/3460 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 3745394 m, 46613 m/sec, 9563688 t fired, .

Time elapsed: 257 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 1 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 1 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL SRCH 122/3460 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 3992808 m, 49482 m/sec, 10205851 t fired, .

Time elapsed: 262 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 1 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 1 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL SRCH 128/3460 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 4285209 m, 58480 m/sec, 10969736 t fired, .

Time elapsed: 268 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 1 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 1 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL SRCH 133/3460 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 4346418 m, 12241 m/sec, 11133536 t fired, .

Time elapsed: 273 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 1 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 1 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL SRCH 138/3460 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 4394780 m, 9672 m/sec, 11258216 t fired, .

Time elapsed: 278 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 1 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 1 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL SRCH 143/3460 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 4457906 m, 12625 m/sec, 11421576 t fired, .

Time elapsed: 283 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 1 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 1 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL SRCH 148/3460 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 4516590 m, 11736 m/sec, 11577060 t fired, .

Time elapsed: 288 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 1 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 1 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL SRCH 153/3460 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 4594876 m, 15657 m/sec, 11778322 t fired, .

Time elapsed: 293 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 1 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 1 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 LTL SRCH 158/3460 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 4727953 m, 26615 m/sec, 12124500 t fired, .

Time elapsed: 298 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 15
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 20 (type EXCL) for 19 CANInsertWithFailure-PT-060-CTLFireability-05
lola: time limit : 206 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 0 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 1 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 1 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 3/206 1/32 CANInsertWithFailure-PT-060-CTLFireability-05 1902 m, 380 m/sec, 4165 t fired, .
50 LTL SRCH 163/3460 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 4806556 m, 15720 m/sec, 12327874 t fired, .

Time elapsed: 303 secs. Pages in use: 2
# running tasks: 2 of 4 Visible: 15
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 1 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 1 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 1 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 8/206 2/32 CANInsertWithFailure-PT-060-CTLFireability-05 13208 m, 2261 m/sec, 31762 t fired, .
50 LTL SRCH 168/3460 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 4896262 m, 17941 m/sec, 12556157 t fired, .

Time elapsed: 308 secs. Pages in use: 3
# running tasks: 2 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
CANInsertWithFailure-PT-060-CTLFireability-00: DISJ 1 0 0 0 2 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-01: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-10: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-11: SP ACTL 0 0 1 0 0 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
CANInsertWithFailure-PT-060-CTLFireability-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 18/206 3/32 CANInsertWithFailure-PT-060-CTLFireability-05 19724 m, 1303 m/sec, 48606 t fired, .
50 LTL SRCH 178/3460 1/5 CANInsertWithFailure-PT-060-CTLFireability-11 5320657 m, 84879 m/sec, 13655096 t fired, .

Time elapsed: 318 secs. Pages in use: 4
# running tasks: 2 of 4 Visible: 15
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
/home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin//../BenchKit_head.sh: line 63: 582 Killed lola --conf=$BIN_DIR/configfiles/ctlfireabilityconf --formula=$DIR/CTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="CANInsertWithFailure-PT-060"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is CANInsertWithFailure-PT-060, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r039-tajo-167813693000746"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/CANInsertWithFailure-PT-060.tgz
mv CANInsertWithFailure-PT-060 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;