Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/mnt/tpsp/fkordon/mcc2023-input.r039-tajo-167813692500450.qcow2', fmt=qcow2 size=4294967296 backing_file='/mnt/tpsp/fkordon/mcc2023-input.qcow2' encryption=off cluster_size=65536 lazy_refcounts=off
Waiting for the VM to be ready (probing ssh)
.....................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is BusinessProcesses-PT-01, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r039-tajo-167813692500450
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 440K
-rw-r--r-- 1 mcc users 6.8K Feb 25 16:47 CTLCardinality.txt
-rw-r--r-- 1 mcc users 75K Feb 25 16:47 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.6K Feb 25 16:46 CTLFireability.txt
-rw-r--r-- 1 mcc users 52K Feb 25 16:46 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.8K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.3K Feb 25 15:38 LTLCardinality.txt
-rw-r--r-- 1 mcc users 22K Feb 25 15:38 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Feb 25 15:38 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 15:38 LTLFireability.xml
-rw-r--r-- 1 mcc users 8.3K Feb 25 16:48 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 84K Feb 25 16:48 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.6K Feb 25 16:47 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 53K Feb 25 16:47 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 15:38 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 15:38 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 47K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME BusinessProcesses-PT-01-CTLFireability-00
FORMULA_NAME BusinessProcesses-PT-01-CTLFireability-01
FORMULA_NAME BusinessProcesses-PT-01-CTLFireability-02
FORMULA_NAME BusinessProcesses-PT-01-CTLFireability-03
FORMULA_NAME BusinessProcesses-PT-01-CTLFireability-04
FORMULA_NAME BusinessProcesses-PT-01-CTLFireability-05
FORMULA_NAME BusinessProcesses-PT-01-CTLFireability-06
FORMULA_NAME BusinessProcesses-PT-01-CTLFireability-07
FORMULA_NAME BusinessProcesses-PT-01-CTLFireability-08
FORMULA_NAME BusinessProcesses-PT-01-CTLFireability-09
FORMULA_NAME BusinessProcesses-PT-01-CTLFireability-10
FORMULA_NAME BusinessProcesses-PT-01-CTLFireability-11
FORMULA_NAME BusinessProcesses-PT-01-CTLFireability-12
FORMULA_NAME BusinessProcesses-PT-01-CTLFireability-13
FORMULA_NAME BusinessProcesses-PT-01-CTLFireability-14
FORMULA_NAME BusinessProcesses-PT-01-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678500650274

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=BusinessProcesses-PT-01
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-11 02:10:52] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-11 02:10:52] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-11 02:10:53] [INFO ] Load time of PNML (sax parser for PT used): 68 ms
[2023-03-11 02:10:53] [INFO ] Transformed 200 places.
[2023-03-11 02:10:53] [INFO ] Transformed 178 transitions.
[2023-03-11 02:10:53] [INFO ] Found NUPN structural information;
[2023-03-11 02:10:53] [INFO ] Parsed PT model containing 200 places and 178 transitions and 487 arcs in 235 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 9 ms.
Initial state reduction rules removed 2 formulas.
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 1 transitions.
FORMULA BusinessProcesses-PT-01-CTLFireability-13 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA BusinessProcesses-PT-01-CTLFireability-14 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 88 out of 199 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 199/199 places, 177/177 transitions.
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 197 transition count 177
Discarding 18 places :
Symmetric choice reduction at 1 with 18 rule applications. Total rules 20 place count 179 transition count 159
Iterating global reduction 1 with 18 rules applied. Total rules applied 38 place count 179 transition count 159
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 39 place count 179 transition count 158
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 43 place count 175 transition count 154
Iterating global reduction 2 with 4 rules applied. Total rules applied 47 place count 175 transition count 154
Applied a total of 47 rules in 129 ms. Remains 175 /199 variables (removed 24) and now considering 154/177 (removed 23) transitions.
// Phase 1: matrix 154 rows 175 cols
[2023-03-11 02:10:53] [INFO ] Computed 28 place invariants in 13 ms
[2023-03-11 02:10:55] [INFO ] Implicit Places using invariants in 1706 ms returned []
[2023-03-11 02:10:55] [INFO ] Invariant cache hit.
[2023-03-11 02:10:55] [INFO ] Implicit Places using invariants and state equation in 205 ms returned []
Implicit Place search using SMT with State Equation took 1949 ms to find 0 implicit places.
[2023-03-11 02:10:55] [INFO ] Invariant cache hit.
[2023-03-11 02:10:55] [INFO ] Dead Transitions using invariants and state equation in 256 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 175/199 places, 154/177 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2336 ms. Remains : 175/199 places, 154/177 transitions.
Support contains 88 out of 175 places after structural reductions.
[2023-03-11 02:10:55] [INFO ] Flatten gal took : 77 ms
[2023-03-11 02:10:55] [INFO ] Flatten gal took : 19 ms
[2023-03-11 02:10:56] [INFO ] Input system was already deterministic with 154 transitions.
Incomplete random walk after 10000 steps, including 111 resets, run finished after 518 ms. (steps per millisecond=19 ) properties (out of 68) seen :62
Incomplete Best-First random walk after 10001 steps, including 25 resets, run finished after 126 ms. (steps per millisecond=79 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 23 resets, run finished after 86 ms. (steps per millisecond=116 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 24 resets, run finished after 27 ms. (steps per millisecond=370 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10000 steps, including 27 resets, run finished after 36 ms. (steps per millisecond=277 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10000 steps, including 23 resets, run finished after 87 ms. (steps per millisecond=114 ) properties (out of 6) seen :1
Incomplete Best-First random walk after 10001 steps, including 21 resets, run finished after 97 ms. (steps per millisecond=103 ) properties (out of 5) seen :1
Running SMT prover for 4 properties.
[2023-03-11 02:10:57] [INFO ] Invariant cache hit.
[2023-03-11 02:10:57] [INFO ] [Real]Absence check using 18 positive place invariants in 106 ms returned sat
[2023-03-11 02:10:57] [INFO ] [Real]Absence check using 18 positive and 10 generalized place invariants in 20 ms returned sat
[2023-03-11 02:10:58] [INFO ] After 1744ms SMT Verify possible using all constraints in real domain returned unsat :4 sat :0
Fused 4 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 0 ms.
Successfully simplified 4 atomic propositions for a total of 14 simplifications.
[2023-03-11 02:10:58] [INFO ] Flatten gal took : 27 ms
[2023-03-11 02:10:58] [INFO ] Flatten gal took : 31 ms
[2023-03-11 02:10:59] [INFO ] Input system was already deterministic with 154 transitions.
Computed a total of 150 stabilizing places and 130 stable transitions
Graph (complete) has 355 edges and 175 vertex of which 174 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.4 ms
Starting structural reductions in LTL mode, iteration 0 : 175/175 places, 154/154 transitions.
Discarding 19 places :
Symmetric choice reduction at 0 with 19 rule applications. Total rules 19 place count 156 transition count 135
Iterating global reduction 0 with 19 rules applied. Total rules applied 38 place count 156 transition count 135
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 45 place count 149 transition count 128
Iterating global reduction 0 with 7 rules applied. Total rules applied 52 place count 149 transition count 128
Applied a total of 52 rules in 22 ms. Remains 149 /175 variables (removed 26) and now considering 128/154 (removed 26) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 22 ms. Remains : 149/175 places, 128/154 transitions.
[2023-03-11 02:10:59] [INFO ] Flatten gal took : 9 ms
[2023-03-11 02:10:59] [INFO ] Flatten gal took : 9 ms
[2023-03-11 02:10:59] [INFO ] Input system was already deterministic with 128 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 175/175 places, 154/154 transitions.
Graph (trivial) has 94 edges and 175 vertex of which 6 / 175 are part of one of the 1 SCC in 3 ms
Free SCC test removed 5 places
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Graph (complete) has 349 edges and 170 vertex of which 169 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.1 ms
Discarding 1 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 25 transitions
Trivial Post-agglo rules discarded 25 transitions
Performed 25 trivial Post agglomeration. Transition count delta: 25
Iterating post reduction 0 with 25 rules applied. Total rules applied 27 place count 168 transition count 121
Reduce places removed 25 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 26 rules applied. Total rules applied 53 place count 143 transition count 120
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 54 place count 142 transition count 120
Performed 27 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 27 Pre rules applied. Total rules applied 54 place count 142 transition count 93
Deduced a syphon composed of 27 places in 1 ms
Ensure Unique test removed 6 places
Reduce places removed 33 places and 0 transitions.
Iterating global reduction 3 with 60 rules applied. Total rules applied 114 place count 109 transition count 93
Discarding 15 places :
Symmetric choice reduction at 3 with 15 rule applications. Total rules 129 place count 94 transition count 78
Iterating global reduction 3 with 15 rules applied. Total rules applied 144 place count 94 transition count 78
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 2 Pre rules applied. Total rules applied 144 place count 94 transition count 76
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 3 with 4 rules applied. Total rules applied 148 place count 92 transition count 76
Performed 33 Post agglomeration using F-continuation condition.Transition count delta: 33
Deduced a syphon composed of 33 places in 0 ms
Reduce places removed 33 places and 0 transitions.
Iterating global reduction 3 with 66 rules applied. Total rules applied 214 place count 59 transition count 43
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 3 with 1 rules applied. Total rules applied 215 place count 58 transition count 42
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 216 place count 57 transition count 42
Applied a total of 216 rules in 38 ms. Remains 57 /175 variables (removed 118) and now considering 42/154 (removed 112) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 38 ms. Remains : 57/175 places, 42/154 transitions.
[2023-03-11 02:10:59] [INFO ] Flatten gal took : 20 ms
[2023-03-11 02:10:59] [INFO ] Flatten gal took : 5 ms
[2023-03-11 02:10:59] [INFO ] Input system was already deterministic with 42 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 175/175 places, 154/154 transitions.
Graph (trivial) has 97 edges and 175 vertex of which 6 / 175 are part of one of the 1 SCC in 1 ms
Free SCC test removed 5 places
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Graph (complete) has 349 edges and 170 vertex of which 169 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.1 ms
Discarding 1 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 28 transitions
Trivial Post-agglo rules discarded 28 transitions
Performed 28 trivial Post agglomeration. Transition count delta: 28
Iterating post reduction 0 with 28 rules applied. Total rules applied 30 place count 168 transition count 118
Reduce places removed 28 places and 0 transitions.
Iterating post reduction 1 with 28 rules applied. Total rules applied 58 place count 140 transition count 118
Performed 28 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 28 Pre rules applied. Total rules applied 58 place count 140 transition count 90
Deduced a syphon composed of 28 places in 1 ms
Ensure Unique test removed 6 places
Reduce places removed 34 places and 0 transitions.
Iterating global reduction 2 with 62 rules applied. Total rules applied 120 place count 106 transition count 90
Discarding 19 places :
Symmetric choice reduction at 2 with 19 rule applications. Total rules 139 place count 87 transition count 71
Iterating global reduction 2 with 19 rules applied. Total rules applied 158 place count 87 transition count 71
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 1 Pre rules applied. Total rules applied 158 place count 87 transition count 70
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 160 place count 86 transition count 70
Performed 27 Post agglomeration using F-continuation condition.Transition count delta: 27
Deduced a syphon composed of 27 places in 0 ms
Reduce places removed 27 places and 0 transitions.
Iterating global reduction 2 with 54 rules applied. Total rules applied 214 place count 59 transition count 43
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 2 with 1 rules applied. Total rules applied 215 place count 58 transition count 42
Applied a total of 215 rules in 36 ms. Remains 58 /175 variables (removed 117) and now considering 42/154 (removed 112) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 36 ms. Remains : 58/175 places, 42/154 transitions.
[2023-03-11 02:10:59] [INFO ] Flatten gal took : 3 ms
[2023-03-11 02:10:59] [INFO ] Flatten gal took : 4 ms
[2023-03-11 02:10:59] [INFO ] Input system was already deterministic with 42 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 175/175 places, 154/154 transitions.
Graph (complete) has 355 edges and 175 vertex of which 174 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.1 ms
Discarding 1 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 21 transitions
Trivial Post-agglo rules discarded 21 transitions
Performed 21 trivial Post agglomeration. Transition count delta: 21
Iterating post reduction 0 with 21 rules applied. Total rules applied 22 place count 173 transition count 131
Reduce places removed 21 places and 0 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 1 with 23 rules applied. Total rules applied 45 place count 152 transition count 129
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 2 with 2 rules applied. Total rules applied 47 place count 150 transition count 129
Performed 32 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 32 Pre rules applied. Total rules applied 47 place count 150 transition count 97
Deduced a syphon composed of 32 places in 0 ms
Ensure Unique test removed 6 places
Reduce places removed 38 places and 0 transitions.
Iterating global reduction 3 with 70 rules applied. Total rules applied 117 place count 112 transition count 97
Discarding 17 places :
Symmetric choice reduction at 3 with 17 rule applications. Total rules 134 place count 95 transition count 80
Iterating global reduction 3 with 17 rules applied. Total rules applied 151 place count 95 transition count 80
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 2 Pre rules applied. Total rules applied 151 place count 95 transition count 78
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 3 with 4 rules applied. Total rules applied 155 place count 93 transition count 78
Performed 32 Post agglomeration using F-continuation condition.Transition count delta: 32
Deduced a syphon composed of 32 places in 0 ms
Reduce places removed 32 places and 0 transitions.
Iterating global reduction 3 with 64 rules applied. Total rules applied 219 place count 61 transition count 46
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 3 with 1 rules applied. Total rules applied 220 place count 61 transition count 45
Partial Post-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 3 with 1 rules applied. Total rules applied 221 place count 61 transition count 45
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 3 with 1 rules applied. Total rules applied 222 place count 60 transition count 44
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 223 place count 59 transition count 44
Applied a total of 223 rules in 25 ms. Remains 59 /175 variables (removed 116) and now considering 44/154 (removed 110) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 25 ms. Remains : 59/175 places, 44/154 transitions.
[2023-03-11 02:10:59] [INFO ] Flatten gal took : 4 ms
[2023-03-11 02:10:59] [INFO ] Flatten gal took : 4 ms
[2023-03-11 02:10:59] [INFO ] Input system was already deterministic with 44 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 175/175 places, 154/154 transitions.
Graph (trivial) has 99 edges and 175 vertex of which 6 / 175 are part of one of the 1 SCC in 0 ms
Free SCC test removed 5 places
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Graph (complete) has 349 edges and 170 vertex of which 169 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.1 ms
Discarding 1 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 28 transitions
Trivial Post-agglo rules discarded 28 transitions
Performed 28 trivial Post agglomeration. Transition count delta: 28
Iterating post reduction 0 with 28 rules applied. Total rules applied 30 place count 168 transition count 118
Reduce places removed 28 places and 0 transitions.
Iterating post reduction 1 with 28 rules applied. Total rules applied 58 place count 140 transition count 118
Performed 28 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 28 Pre rules applied. Total rules applied 58 place count 140 transition count 90
Deduced a syphon composed of 28 places in 0 ms
Ensure Unique test removed 6 places
Reduce places removed 34 places and 0 transitions.
Iterating global reduction 2 with 62 rules applied. Total rules applied 120 place count 106 transition count 90
Discarding 18 places :
Symmetric choice reduction at 2 with 18 rule applications. Total rules 138 place count 88 transition count 72
Iterating global reduction 2 with 18 rules applied. Total rules applied 156 place count 88 transition count 72
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 2 Pre rules applied. Total rules applied 156 place count 88 transition count 70
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 4 rules applied. Total rules applied 160 place count 86 transition count 70
Performed 32 Post agglomeration using F-continuation condition.Transition count delta: 32
Deduced a syphon composed of 32 places in 0 ms
Reduce places removed 32 places and 0 transitions.
Iterating global reduction 2 with 64 rules applied. Total rules applied 224 place count 54 transition count 38
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 2 with 1 rules applied. Total rules applied 225 place count 53 transition count 37
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 226 place count 52 transition count 37
Applied a total of 226 rules in 17 ms. Remains 52 /175 variables (removed 123) and now considering 37/154 (removed 117) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 17 ms. Remains : 52/175 places, 37/154 transitions.
[2023-03-11 02:10:59] [INFO ] Flatten gal took : 3 ms
[2023-03-11 02:10:59] [INFO ] Flatten gal took : 3 ms
[2023-03-11 02:10:59] [INFO ] Input system was already deterministic with 37 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 175/175 places, 154/154 transitions.
Graph (trivial) has 100 edges and 175 vertex of which 6 / 175 are part of one of the 1 SCC in 1 ms
Free SCC test removed 5 places
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Graph (complete) has 349 edges and 170 vertex of which 169 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.1 ms
Discarding 1 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 28 transitions
Trivial Post-agglo rules discarded 28 transitions
Performed 28 trivial Post agglomeration. Transition count delta: 28
Iterating post reduction 0 with 28 rules applied. Total rules applied 30 place count 168 transition count 118
Reduce places removed 28 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 29 rules applied. Total rules applied 59 place count 140 transition count 117
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 60 place count 139 transition count 117
Performed 28 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 28 Pre rules applied. Total rules applied 60 place count 139 transition count 89
Deduced a syphon composed of 28 places in 0 ms
Ensure Unique test removed 6 places
Reduce places removed 34 places and 0 transitions.
Iterating global reduction 3 with 62 rules applied. Total rules applied 122 place count 105 transition count 89
Discarding 19 places :
Symmetric choice reduction at 3 with 19 rule applications. Total rules 141 place count 86 transition count 70
Iterating global reduction 3 with 19 rules applied. Total rules applied 160 place count 86 transition count 70
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 2 Pre rules applied. Total rules applied 160 place count 86 transition count 68
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 3 with 4 rules applied. Total rules applied 164 place count 84 transition count 68
Performed 31 Post agglomeration using F-continuation condition.Transition count delta: 31
Deduced a syphon composed of 31 places in 0 ms
Reduce places removed 31 places and 0 transitions.
Iterating global reduction 3 with 62 rules applied. Total rules applied 226 place count 53 transition count 37
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 3 with 1 rules applied. Total rules applied 227 place count 52 transition count 36
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 228 place count 51 transition count 36
Applied a total of 228 rules in 17 ms. Remains 51 /175 variables (removed 124) and now considering 36/154 (removed 118) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 17 ms. Remains : 51/175 places, 36/154 transitions.
[2023-03-11 02:10:59] [INFO ] Flatten gal took : 3 ms
[2023-03-11 02:10:59] [INFO ] Flatten gal took : 3 ms
[2023-03-11 02:10:59] [INFO ] Input system was already deterministic with 36 transitions.
Finished random walk after 8 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=8 )
FORMULA BusinessProcesses-PT-01-CTLFireability-05 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 175/175 places, 154/154 transitions.
Discarding 18 places :
Symmetric choice reduction at 0 with 18 rule applications. Total rules 18 place count 157 transition count 136
Iterating global reduction 0 with 18 rules applied. Total rules applied 36 place count 157 transition count 136
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 44 place count 149 transition count 128
Iterating global reduction 0 with 8 rules applied. Total rules applied 52 place count 149 transition count 128
Applied a total of 52 rules in 6 ms. Remains 149 /175 variables (removed 26) and now considering 128/154 (removed 26) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 149/175 places, 128/154 transitions.
[2023-03-11 02:10:59] [INFO ] Flatten gal took : 7 ms
[2023-03-11 02:10:59] [INFO ] Flatten gal took : 34 ms
[2023-03-11 02:10:59] [INFO ] Input system was already deterministic with 128 transitions.
Starting structural reductions in LTL mode, iteration 0 : 175/175 places, 154/154 transitions.
Discarding 21 places :
Symmetric choice reduction at 0 with 21 rule applications. Total rules 21 place count 154 transition count 133
Iterating global reduction 0 with 21 rules applied. Total rules applied 42 place count 154 transition count 133
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 50 place count 146 transition count 125
Iterating global reduction 0 with 8 rules applied. Total rules applied 58 place count 146 transition count 125
Applied a total of 58 rules in 8 ms. Remains 146 /175 variables (removed 29) and now considering 125/154 (removed 29) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 146/175 places, 125/154 transitions.
[2023-03-11 02:10:59] [INFO ] Flatten gal took : 6 ms
[2023-03-11 02:10:59] [INFO ] Flatten gal took : 7 ms
[2023-03-11 02:10:59] [INFO ] Input system was already deterministic with 125 transitions.
Starting structural reductions in LTL mode, iteration 0 : 175/175 places, 154/154 transitions.
Discarding 18 places :
Symmetric choice reduction at 0 with 18 rule applications. Total rules 18 place count 157 transition count 136
Iterating global reduction 0 with 18 rules applied. Total rules applied 36 place count 157 transition count 136
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 45 place count 148 transition count 127
Iterating global reduction 0 with 9 rules applied. Total rules applied 54 place count 148 transition count 127
Applied a total of 54 rules in 7 ms. Remains 148 /175 variables (removed 27) and now considering 127/154 (removed 27) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 148/175 places, 127/154 transitions.
[2023-03-11 02:10:59] [INFO ] Flatten gal took : 6 ms
[2023-03-11 02:10:59] [INFO ] Flatten gal took : 7 ms
[2023-03-11 02:10:59] [INFO ] Input system was already deterministic with 127 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 175/175 places, 154/154 transitions.
Graph (trivial) has 99 edges and 175 vertex of which 6 / 175 are part of one of the 1 SCC in 0 ms
Free SCC test removed 5 places
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Graph (complete) has 349 edges and 170 vertex of which 169 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.0 ms
Discarding 1 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 28 transitions
Trivial Post-agglo rules discarded 28 transitions
Performed 28 trivial Post agglomeration. Transition count delta: 28
Iterating post reduction 0 with 28 rules applied. Total rules applied 30 place count 168 transition count 118
Reduce places removed 28 places and 0 transitions.
Iterating post reduction 1 with 28 rules applied. Total rules applied 58 place count 140 transition count 118
Performed 28 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 28 Pre rules applied. Total rules applied 58 place count 140 transition count 90
Deduced a syphon composed of 28 places in 1 ms
Ensure Unique test removed 6 places
Reduce places removed 34 places and 0 transitions.
Iterating global reduction 2 with 62 rules applied. Total rules applied 120 place count 106 transition count 90
Discarding 18 places :
Symmetric choice reduction at 2 with 18 rule applications. Total rules 138 place count 88 transition count 72
Iterating global reduction 2 with 18 rules applied. Total rules applied 156 place count 88 transition count 72
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 2 Pre rules applied. Total rules applied 156 place count 88 transition count 70
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 4 rules applied. Total rules applied 160 place count 86 transition count 70
Performed 32 Post agglomeration using F-continuation condition.Transition count delta: 32
Deduced a syphon composed of 32 places in 0 ms
Reduce places removed 32 places and 0 transitions.
Iterating global reduction 2 with 64 rules applied. Total rules applied 224 place count 54 transition count 38
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 2 with 1 rules applied. Total rules applied 225 place count 53 transition count 37
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 226 place count 52 transition count 37
Applied a total of 226 rules in 14 ms. Remains 52 /175 variables (removed 123) and now considering 37/154 (removed 117) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 14 ms. Remains : 52/175 places, 37/154 transitions.
[2023-03-11 02:10:59] [INFO ] Flatten gal took : 3 ms
[2023-03-11 02:10:59] [INFO ] Flatten gal took : 3 ms
[2023-03-11 02:10:59] [INFO ] Input system was already deterministic with 37 transitions.
Starting structural reductions in LTL mode, iteration 0 : 175/175 places, 154/154 transitions.
Discarding 18 places :
Symmetric choice reduction at 0 with 18 rule applications. Total rules 18 place count 157 transition count 136
Iterating global reduction 0 with 18 rules applied. Total rules applied 36 place count 157 transition count 136
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 44 place count 149 transition count 128
Iterating global reduction 0 with 8 rules applied. Total rules applied 52 place count 149 transition count 128
Applied a total of 52 rules in 7 ms. Remains 149 /175 variables (removed 26) and now considering 128/154 (removed 26) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 149/175 places, 128/154 transitions.
[2023-03-11 02:10:59] [INFO ] Flatten gal took : 6 ms
[2023-03-11 02:10:59] [INFO ] Flatten gal took : 6 ms
[2023-03-11 02:10:59] [INFO ] Input system was already deterministic with 128 transitions.
Starting structural reductions in LTL mode, iteration 0 : 175/175 places, 154/154 transitions.
Discarding 21 places :
Symmetric choice reduction at 0 with 21 rule applications. Total rules 21 place count 154 transition count 133
Iterating global reduction 0 with 21 rules applied. Total rules applied 42 place count 154 transition count 133
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 51 place count 145 transition count 124
Iterating global reduction 0 with 9 rules applied. Total rules applied 60 place count 145 transition count 124
Applied a total of 60 rules in 7 ms. Remains 145 /175 variables (removed 30) and now considering 124/154 (removed 30) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 145/175 places, 124/154 transitions.
[2023-03-11 02:10:59] [INFO ] Flatten gal took : 7 ms
[2023-03-11 02:10:59] [INFO ] Flatten gal took : 7 ms
[2023-03-11 02:10:59] [INFO ] Input system was already deterministic with 124 transitions.
Starting structural reductions in LTL mode, iteration 0 : 175/175 places, 154/154 transitions.
Discarding 21 places :
Symmetric choice reduction at 0 with 21 rule applications. Total rules 21 place count 154 transition count 133
Iterating global reduction 0 with 21 rules applied. Total rules applied 42 place count 154 transition count 133
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 50 place count 146 transition count 125
Iterating global reduction 0 with 8 rules applied. Total rules applied 58 place count 146 transition count 125
Applied a total of 58 rules in 7 ms. Remains 146 /175 variables (removed 29) and now considering 125/154 (removed 29) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 146/175 places, 125/154 transitions.
[2023-03-11 02:10:59] [INFO ] Flatten gal took : 7 ms
[2023-03-11 02:10:59] [INFO ] Flatten gal took : 7 ms
[2023-03-11 02:10:59] [INFO ] Input system was already deterministic with 125 transitions.
Starting structural reductions in LTL mode, iteration 0 : 175/175 places, 154/154 transitions.
Discarding 20 places :
Symmetric choice reduction at 0 with 20 rule applications. Total rules 20 place count 155 transition count 134
Iterating global reduction 0 with 20 rules applied. Total rules applied 40 place count 155 transition count 134
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 48 place count 147 transition count 126
Iterating global reduction 0 with 8 rules applied. Total rules applied 56 place count 147 transition count 126
Applied a total of 56 rules in 7 ms. Remains 147 /175 variables (removed 28) and now considering 126/154 (removed 28) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 147/175 places, 126/154 transitions.
[2023-03-11 02:10:59] [INFO ] Flatten gal took : 6 ms
[2023-03-11 02:10:59] [INFO ] Flatten gal took : 6 ms
[2023-03-11 02:10:59] [INFO ] Input system was already deterministic with 126 transitions.
[2023-03-11 02:10:59] [INFO ] Flatten gal took : 7 ms
[2023-03-11 02:10:59] [INFO ] Flatten gal took : 7 ms
[2023-03-11 02:10:59] [INFO ] Export to MCC of 13 properties in file /home/mcc/execution/CTLFireability.sr.xml took 2 ms.
[2023-03-11 02:10:59] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 175 places, 154 transitions and 437 arcs took 1 ms.
Total runtime 6846 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT BusinessProcesses-PT-01
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374
CTLFireability

FORMULA BusinessProcesses-PT-01-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BusinessProcesses-PT-01-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BusinessProcesses-PT-01-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BusinessProcesses-PT-01-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BusinessProcesses-PT-01-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BusinessProcesses-PT-01-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BusinessProcesses-PT-01-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BusinessProcesses-PT-01-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BusinessProcesses-PT-01-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BusinessProcesses-PT-01-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BusinessProcesses-PT-01-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA BusinessProcesses-PT-01-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678500801636

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ perl -pe 's/.*\.//g'
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 4 (type EXCL) for 3 BusinessProcesses-PT-01-CTLFireability-01
lola: time limit : 200 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: FINISHED task # 4 (type EXCL) for BusinessProcesses-PT-01-CTLFireability-01
lola: result : true
lola: markings : 2898
lola: fired transitions : 12160
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 32 (type EXCL) for 31 BusinessProcesses-PT-01-CTLFireability-10
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: FINISHED task # 32 (type EXCL) for BusinessProcesses-PT-01-CTLFireability-10
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: LAUNCH task # 38 (type EXCL) for 37 BusinessProcesses-PT-01-CTLFireability-12
lola: time limit : 257 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 38 (type EXCL) for BusinessProcesses-PT-01-CTLFireability-12
lola: result : true
lola: markings : 121
lola: fired transitions : 123
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 BusinessProcesses-PT-01-CTLFireability-00
lola: time limit : 300 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BusinessProcesses-PT-01-CTLFireability-01: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-10: CTL false CTL model checker
BusinessProcesses-PT-01-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BusinessProcesses-PT-01-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
BusinessProcesses-PT-01-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/327 4/32 BusinessProcesses-PT-01-CTLFireability-00 897623 m, 179524 m/sec, 3839262 t fired, .

Time elapsed: 5 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BusinessProcesses-PT-01-CTLFireability-01: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-10: CTL false CTL model checker
BusinessProcesses-PT-01-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BusinessProcesses-PT-01-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
BusinessProcesses-PT-01-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/327 8/32 BusinessProcesses-PT-01-CTLFireability-00 1786141 m, 177703 m/sec, 8048516 t fired, .

Time elapsed: 10 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BusinessProcesses-PT-01-CTLFireability-01: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-10: CTL false CTL model checker
BusinessProcesses-PT-01-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BusinessProcesses-PT-01-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
BusinessProcesses-PT-01-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/327 11/32 BusinessProcesses-PT-01-CTLFireability-00 2522672 m, 147306 m/sec, 11825593 t fired, .

Time elapsed: 15 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BusinessProcesses-PT-01-CTLFireability-01: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-10: CTL false CTL model checker
BusinessProcesses-PT-01-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BusinessProcesses-PT-01-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
BusinessProcesses-PT-01-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/327 14/32 BusinessProcesses-PT-01-CTLFireability-00 3250685 m, 145602 m/sec, 15887229 t fired, .

Time elapsed: 20 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BusinessProcesses-PT-01-CTLFireability-01: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-10: CTL false CTL model checker
BusinessProcesses-PT-01-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BusinessProcesses-PT-01-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
BusinessProcesses-PT-01-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/327 18/32 BusinessProcesses-PT-01-CTLFireability-00 4053079 m, 160478 m/sec, 20093564 t fired, .

Time elapsed: 25 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BusinessProcesses-PT-01-CTLFireability-01: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-10: CTL false CTL model checker
BusinessProcesses-PT-01-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BusinessProcesses-PT-01-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
BusinessProcesses-PT-01-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/327 21/32 BusinessProcesses-PT-01-CTLFireability-00 4793394 m, 148063 m/sec, 24237899 t fired, .

Time elapsed: 30 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BusinessProcesses-PT-01-CTLFireability-01: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-10: CTL false CTL model checker
BusinessProcesses-PT-01-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BusinessProcesses-PT-01-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
BusinessProcesses-PT-01-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/327 24/32 BusinessProcesses-PT-01-CTLFireability-00 5523822 m, 146085 m/sec, 28372690 t fired, .

Time elapsed: 35 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BusinessProcesses-PT-01-CTLFireability-01: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-10: CTL false CTL model checker
BusinessProcesses-PT-01-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BusinessProcesses-PT-01-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
BusinessProcesses-PT-01-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/327 27/32 BusinessProcesses-PT-01-CTLFireability-00 6286478 m, 152531 m/sec, 32556820 t fired, .

Time elapsed: 40 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BusinessProcesses-PT-01-CTLFireability-01: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-10: CTL false CTL model checker
BusinessProcesses-PT-01-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BusinessProcesses-PT-01-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
BusinessProcesses-PT-01-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 45/327 30/32 BusinessProcesses-PT-01-CTLFireability-00 7044195 m, 151543 m/sec, 36689095 t fired, .

Time elapsed: 45 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 1 (type EXCL) for BusinessProcesses-PT-01-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BusinessProcesses-PT-01-CTLFireability-01: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-10: CTL false CTL model checker
BusinessProcesses-PT-01-CTLFireability-12: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BusinessProcesses-PT-01-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BusinessProcesses-PT-01-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
BusinessProcesses-PT-01-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 41 (type EXCL) for 40 BusinessProcesses-PT-01-CTLFireability-15
lola: time limit : 355 sec
lola: memory limit: 32 pages
lola: FINISHED task # 41 (type EXCL) for BusinessProcesses-PT-01-CTLFireability-15
lola: result : true
lola: markings : 12978
lola: fired transitions : 39184
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 35 (type EXCL) for 34 BusinessProcesses-PT-01-CTLFireability-11
lola: time limit : 394 sec
lola: memory limit: 32 pages
lola: FINISHED task # 35 (type EXCL) for BusinessProcesses-PT-01-CTLFireability-11
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 26 (type EXCL) for 25 BusinessProcesses-PT-01-CTLFireability-08
lola: time limit : 443 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BusinessProcesses-PT-01-CTLFireability-01: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-10: CTL false CTL model checker
BusinessProcesses-PT-01-CTLFireability-11: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-12: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BusinessProcesses-PT-01-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BusinessProcesses-PT-01-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
BusinessProcesses-PT-01-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 5/443 2/32 BusinessProcesses-PT-01-CTLFireability-08 425739 m, 85147 m/sec, 3854241 t fired, .

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BusinessProcesses-PT-01-CTLFireability-01: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-10: CTL false CTL model checker
BusinessProcesses-PT-01-CTLFireability-11: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-12: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BusinessProcesses-PT-01-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BusinessProcesses-PT-01-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
BusinessProcesses-PT-01-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 10/443 4/32 BusinessProcesses-PT-01-CTLFireability-08 792167 m, 73285 m/sec, 7532195 t fired, .

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BusinessProcesses-PT-01-CTLFireability-01: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-10: CTL false CTL model checker
BusinessProcesses-PT-01-CTLFireability-11: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-12: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BusinessProcesses-PT-01-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BusinessProcesses-PT-01-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
BusinessProcesses-PT-01-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 15/443 6/32 BusinessProcesses-PT-01-CTLFireability-08 1153972 m, 72361 m/sec, 11129119 t fired, .

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BusinessProcesses-PT-01-CTLFireability-01: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-10: CTL false CTL model checker
BusinessProcesses-PT-01-CTLFireability-11: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-12: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BusinessProcesses-PT-01-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BusinessProcesses-PT-01-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
BusinessProcesses-PT-01-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 20/443 7/32 BusinessProcesses-PT-01-CTLFireability-08 1527826 m, 74770 m/sec, 15105445 t fired, .

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BusinessProcesses-PT-01-CTLFireability-01: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-10: CTL false CTL model checker
BusinessProcesses-PT-01-CTLFireability-11: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-12: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BusinessProcesses-PT-01-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BusinessProcesses-PT-01-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
BusinessProcesses-PT-01-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 25/443 9/32 BusinessProcesses-PT-01-CTLFireability-08 1862022 m, 66839 m/sec, 18773310 t fired, .

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BusinessProcesses-PT-01-CTLFireability-01: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-10: CTL false CTL model checker
BusinessProcesses-PT-01-CTLFireability-11: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-12: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BusinessProcesses-PT-01-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BusinessProcesses-PT-01-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
BusinessProcesses-PT-01-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 30/443 10/32 BusinessProcesses-PT-01-CTLFireability-08 2214035 m, 70402 m/sec, 22389052 t fired, .

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BusinessProcesses-PT-01-CTLFireability-01: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-10: CTL false CTL model checker
BusinessProcesses-PT-01-CTLFireability-11: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-12: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BusinessProcesses-PT-01-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BusinessProcesses-PT-01-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
BusinessProcesses-PT-01-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 35/443 11/32 BusinessProcesses-PT-01-CTLFireability-08 2540168 m, 65226 m/sec, 25927132 t fired, .

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BusinessProcesses-PT-01-CTLFireability-01: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-10: CTL false CTL model checker
BusinessProcesses-PT-01-CTLFireability-11: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-12: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BusinessProcesses-PT-01-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BusinessProcesses-PT-01-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
BusinessProcesses-PT-01-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 40/443 13/32 BusinessProcesses-PT-01-CTLFireability-08 2821871 m, 56340 m/sec, 28973940 t fired, .

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BusinessProcesses-PT-01-CTLFireability-01: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-10: CTL false CTL model checker
BusinessProcesses-PT-01-CTLFireability-11: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-12: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BusinessProcesses-PT-01-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BusinessProcesses-PT-01-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
BusinessProcesses-PT-01-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 45/443 14/32 BusinessProcesses-PT-01-CTLFireability-08 3138802 m, 63386 m/sec, 32449278 t fired, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BusinessProcesses-PT-01-CTLFireability-01: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-10: CTL false CTL model checker
BusinessProcesses-PT-01-CTLFireability-11: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-12: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BusinessProcesses-PT-01-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BusinessProcesses-PT-01-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
BusinessProcesses-PT-01-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 50/443 15/32 BusinessProcesses-PT-01-CTLFireability-08 3421155 m, 56470 m/sec, 35728440 t fired, .

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BusinessProcesses-PT-01-CTLFireability-01: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-10: CTL false CTL model checker
BusinessProcesses-PT-01-CTLFireability-11: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-12: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BusinessProcesses-PT-01-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BusinessProcesses-PT-01-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
BusinessProcesses-PT-01-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 55/443 16/32 BusinessProcesses-PT-01-CTLFireability-08 3681932 m, 52155 m/sec, 38839718 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BusinessProcesses-PT-01-CTLFireability-01: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-10: CTL false CTL model checker
BusinessProcesses-PT-01-CTLFireability-11: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-12: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BusinessProcesses-PT-01-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BusinessProcesses-PT-01-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
BusinessProcesses-PT-01-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 60/443 17/32 BusinessProcesses-PT-01-CTLFireability-08 3956206 m, 54854 m/sec, 41999700 t fired, .

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BusinessProcesses-PT-01-CTLFireability-01: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-10: CTL false CTL model checker
BusinessProcesses-PT-01-CTLFireability-11: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-12: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BusinessProcesses-PT-01-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BusinessProcesses-PT-01-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
BusinessProcesses-PT-01-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 65/443 19/32 BusinessProcesses-PT-01-CTLFireability-08 4253199 m, 59398 m/sec, 45315334 t fired, .

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BusinessProcesses-PT-01-CTLFireability-01: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-10: CTL false CTL model checker
BusinessProcesses-PT-01-CTLFireability-11: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-12: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BusinessProcesses-PT-01-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BusinessProcesses-PT-01-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
BusinessProcesses-PT-01-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 70/443 19/32 BusinessProcesses-PT-01-CTLFireability-08 4253199 m, 0 m/sec, 48751196 t fired, .

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BusinessProcesses-PT-01-CTLFireability-01: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-10: CTL false CTL model checker
BusinessProcesses-PT-01-CTLFireability-11: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-12: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BusinessProcesses-PT-01-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BusinessProcesses-PT-01-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
BusinessProcesses-PT-01-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 75/443 19/32 BusinessProcesses-PT-01-CTLFireability-08 4253760 m, 112 m/sec, 52399727 t fired, .

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BusinessProcesses-PT-01-CTLFireability-01: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-10: CTL false CTL model checker
BusinessProcesses-PT-01-CTLFireability-11: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-12: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BusinessProcesses-PT-01-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BusinessProcesses-PT-01-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
BusinessProcesses-PT-01-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 80/443 19/32 BusinessProcesses-PT-01-CTLFireability-08 4253760 m, 0 m/sec, 55862505 t fired, .

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: FINISHED task # 26 (type EXCL) for BusinessProcesses-PT-01-CTLFireability-08
lola: result : false
lola: markings : 4255144
lola: fired transitions : 58860162
lola: time used : 84.000000
lola: memory pages used : 19
lola: LAUNCH task # 23 (type EXCL) for 22 BusinessProcesses-PT-01-CTLFireability-07
lola: time limit : 495 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BusinessProcesses-PT-01-CTLFireability-01: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-08: CTL false CTL model checker
BusinessProcesses-PT-01-CTLFireability-10: CTL false CTL model checker
BusinessProcesses-PT-01-CTLFireability-11: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-12: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BusinessProcesses-PT-01-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BusinessProcesses-PT-01-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
BusinessProcesses-PT-01-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 1/495 1/32 BusinessProcesses-PT-01-CTLFireability-07 91508 m, 18301 m/sec, 357626 t fired, .

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BusinessProcesses-PT-01-CTLFireability-01: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-08: CTL false CTL model checker
BusinessProcesses-PT-01-CTLFireability-10: CTL false CTL model checker
BusinessProcesses-PT-01-CTLFireability-11: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-12: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BusinessProcesses-PT-01-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BusinessProcesses-PT-01-CTLFireability-02: DISJ 0 2 0 0 2 0 0 0
BusinessProcesses-PT-01-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
BusinessProcesses-PT-01-CTLFireability-09: AGEF 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 6/495 4/32 BusinessProcesses-PT-01-CTLFireability-07 852818 m, 152262 m/sec, 4336913 t fired, .

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: FINISHED task # 23 (type EXCL) for BusinessProcesses-PT-01-CTLFireability-07
lola: result : false
lola: markings : 997910
lola: fired transitions : 5174714
lola: time used : 7.000000
lola: memory pages used : 5
lola: LAUNCH task # 20 (type EXCL) for 19 BusinessProcesses-PT-01-CTLFireability-06
lola: time limit : 576 sec
lola: memory limit: 32 pages
lola: FINISHED task # 20 (type EXCL) for BusinessProcesses-PT-01-CTLFireability-06
lola: result : false
lola: markings : 412
lola: fired transitions : 592
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 43 (type EXCL) for 6 BusinessProcesses-PT-01-CTLFireability-02
lola: time limit : 691 sec
lola: memory limit: 32 pages
lola: FINISHED task # 43 (type EXCL) for BusinessProcesses-PT-01-CTLFireability-02
lola: result : false
lola: markings : 6
lola: fired transitions : 5
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 29 (type EXCL) for 28 BusinessProcesses-PT-01-CTLFireability-09
lola: time limit : 1153 sec
lola: memory limit: 32 pages
lola: FINISHED task # 29 (type EXCL) for BusinessProcesses-PT-01-CTLFireability-09
lola: result : false
lola: markings : 7
lola: fired transitions : 6
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 17 (type EXCL) for 16 BusinessProcesses-PT-01-CTLFireability-04
lola: time limit : 1729 sec
lola: memory limit: 32 pages
lola: FINISHED task # 17 (type EXCL) for BusinessProcesses-PT-01-CTLFireability-04
lola: result : false
lola: markings : 57
lola: fired transitions : 281
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 14 (type EXCL) for 13 BusinessProcesses-PT-01-CTLFireability-03
lola: time limit : 3459 sec
lola: memory limit: 32 pages
lola: FINISHED task # 14 (type EXCL) for BusinessProcesses-PT-01-CTLFireability-03
lola: result : true
lola: markings : 5804
lola: fired transitions : 47579
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 13

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BusinessProcesses-PT-01-CTLFireability-00: CTL unknown AGGR
BusinessProcesses-PT-01-CTLFireability-01: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-02: DISJ true tscc_search
BusinessProcesses-PT-01-CTLFireability-03: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-04: CTL false CTL model checker
BusinessProcesses-PT-01-CTLFireability-06: CTL false CTL model checker
BusinessProcesses-PT-01-CTLFireability-07: CTL false CTL model checker
BusinessProcesses-PT-01-CTLFireability-08: CTL false CTL model checker
BusinessProcesses-PT-01-CTLFireability-09: AGEF false tscc_search
BusinessProcesses-PT-01-CTLFireability-10: CTL false CTL model checker
BusinessProcesses-PT-01-CTLFireability-11: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-12: CTL true CTL model checker
BusinessProcesses-PT-01-CTLFireability-15: CTL true CTL model checker


Time elapsed: 141 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="BusinessProcesses-PT-01"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is BusinessProcesses-PT-01, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r039-tajo-167813692500450"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/BusinessProcesses-PT-01.tgz
mv BusinessProcesses-PT-01 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;