About the Execution of LTSMin+red for BART-PT-060
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
2181.676 | 48822.00 | 80981.00 | 74.20 | TTTFTTTTFFFTFFFF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r009-oct2-167813598400811.qcow2', fmt=qcow2 cluster_size=65536 extended_l2=off compression_type=zlib size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 backing_fmt=qcow2 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool ltsminxred
Input is BART-PT-060, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r009-oct2-167813598400811
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 123M
-rw-r--r-- 1 mcc users 3.1M Feb 26 07:31 CTLCardinality.txt
-rw-r--r-- 1 mcc users 11M Feb 26 07:31 CTLCardinality.xml
-rw-r--r-- 1 mcc users 3.1M Feb 26 05:25 CTLFireability.txt
-rw-r--r-- 1 mcc users 9.7M Feb 26 05:25 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 1.7M Feb 25 15:35 LTLCardinality.txt
-rw-r--r-- 1 mcc users 4.5M Feb 25 15:35 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1M Feb 25 15:35 LTLFireability.txt
-rw-r--r-- 1 mcc users 5.3M Feb 25 15:35 LTLFireability.xml
-rw-r--r-- 1 mcc users 6.6M Feb 26 12:07 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 23M Feb 26 12:06 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.2M Feb 26 08:55 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 31M Feb 26 08:55 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 172K Feb 25 15:35 UpperBounds.txt
-rw-r--r-- 1 mcc users 346K Feb 25 15:35 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 15M Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME BART-PT-060-LTLCardinality-00
FORMULA_NAME BART-PT-060-LTLCardinality-01
FORMULA_NAME BART-PT-060-LTLCardinality-02
FORMULA_NAME BART-PT-060-LTLCardinality-03
FORMULA_NAME BART-PT-060-LTLCardinality-04
FORMULA_NAME BART-PT-060-LTLCardinality-05
FORMULA_NAME BART-PT-060-LTLCardinality-06
FORMULA_NAME BART-PT-060-LTLCardinality-07
FORMULA_NAME BART-PT-060-LTLCardinality-08
FORMULA_NAME BART-PT-060-LTLCardinality-09
FORMULA_NAME BART-PT-060-LTLCardinality-10
FORMULA_NAME BART-PT-060-LTLCardinality-11
FORMULA_NAME BART-PT-060-LTLCardinality-12
FORMULA_NAME BART-PT-060-LTLCardinality-13
FORMULA_NAME BART-PT-060-LTLCardinality-14
FORMULA_NAME BART-PT-060-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1678647448524
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=ltsminxred
BK_EXAMINATION=LTLCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=BART-PT-060
Applying reductions before tool ltsmin
Invoking reducer
Running Version 202303021504
[2023-03-12 18:57:31] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, LTLCardinality, -timeout, 360, -rebuildPNML]
[2023-03-12 18:57:31] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-12 18:57:31] [INFO ] Load time of PNML (sax parser for PT used): 568 ms
[2023-03-12 18:57:32] [INFO ] Transformed 8130 places.
[2023-03-12 18:57:32] [INFO ] Transformed 12120 transitions.
[2023-03-12 18:57:32] [INFO ] Found NUPN structural information;
[2023-03-12 18:57:32] [INFO ] Parsed PT model containing 8130 places and 12120 transitions and 97200 arcs in 789 ms.
Parsed 16 properties from file /home/mcc/execution/LTLCardinality.xml in 1871 ms.
Working with output stream class java.io.PrintStream
Initial state reduction rules removed 2 formulas.
Reduce places removed 210 places and 0 transitions.
Initial state reduction rules removed 2 formulas.
FORMULA BART-PT-060-LTLCardinality-03 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA BART-PT-060-LTLCardinality-05 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA BART-PT-060-LTLCardinality-07 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA BART-PT-060-LTLCardinality-08 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA BART-PT-060-LTLCardinality-11 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA BART-PT-060-LTLCardinality-12 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA BART-PT-060-LTLCardinality-15 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA BART-PT-060-LTLCardinality-00 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA BART-PT-060-LTLCardinality-01 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA BART-PT-060-LTLCardinality-02 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA BART-PT-060-LTLCardinality-04 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA BART-PT-060-LTLCardinality-06 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA BART-PT-060-LTLCardinality-09 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 3 out of 7920 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 7920/7920 places, 12120/12120 transitions.
Discarding 1918 places :
Symmetric choice reduction at 0 with 1918 rule applications. Total rules 1918 place count 6002 transition count 10202
Iterating global reduction 0 with 1918 rules applied. Total rules applied 3836 place count 6002 transition count 10202
Discarding 1619 places :
Symmetric choice reduction at 0 with 1619 rule applications. Total rules 5455 place count 4383 transition count 8583
Iterating global reduction 0 with 1619 rules applied. Total rules applied 7074 place count 4383 transition count 8583
Discarding 240 places :
Symmetric choice reduction at 0 with 240 rule applications. Total rules 7314 place count 4143 transition count 8343
Iterating global reduction 0 with 240 rules applied. Total rules applied 7554 place count 4143 transition count 8343
Discarding 180 places :
Symmetric choice reduction at 0 with 180 rule applications. Total rules 7734 place count 3963 transition count 8163
Iterating global reduction 0 with 180 rules applied. Total rules applied 7914 place count 3963 transition count 8163
Discarding 180 places :
Symmetric choice reduction at 0 with 180 rule applications. Total rules 8094 place count 3783 transition count 7983
Iterating global reduction 0 with 180 rules applied. Total rules applied 8274 place count 3783 transition count 7983
Discarding 180 places :
Symmetric choice reduction at 0 with 180 rule applications. Total rules 8454 place count 3603 transition count 7803
Iterating global reduction 0 with 180 rules applied. Total rules applied 8634 place count 3603 transition count 7803
Discarding 180 places :
Symmetric choice reduction at 0 with 180 rule applications. Total rules 8814 place count 3423 transition count 7623
Iterating global reduction 0 with 180 rules applied. Total rules applied 8994 place count 3423 transition count 7623
Discarding 180 places :
Symmetric choice reduction at 0 with 180 rule applications. Total rules 9174 place count 3243 transition count 7443
Iterating global reduction 0 with 180 rules applied. Total rules applied 9354 place count 3243 transition count 7443
Discarding 120 places :
Symmetric choice reduction at 0 with 120 rule applications. Total rules 9474 place count 3123 transition count 7323
Iterating global reduction 0 with 120 rules applied. Total rules applied 9594 place count 3123 transition count 7323
Discarding 120 places :
Symmetric choice reduction at 0 with 120 rule applications. Total rules 9714 place count 3003 transition count 7203
Iterating global reduction 0 with 120 rules applied. Total rules applied 9834 place count 3003 transition count 7203
Discarding 60 places :
Symmetric choice reduction at 0 with 60 rule applications. Total rules 9894 place count 2943 transition count 7143
Iterating global reduction 0 with 60 rules applied. Total rules applied 9954 place count 2943 transition count 7143
Applied a total of 9954 rules in 5230 ms. Remains 2943 /7920 variables (removed 4977) and now considering 7143/12120 (removed 4977) transitions.
// Phase 1: matrix 7143 rows 2943 cols
[2023-03-12 18:57:39] [INFO ] Computed 60 place invariants in 56 ms
[2023-03-12 18:57:40] [INFO ] Implicit Places using invariants in 713 ms returned []
[2023-03-12 18:57:40] [INFO ] Invariant cache hit.
[2023-03-12 18:57:40] [INFO ] Implicit Places using invariants and state equation in 414 ms returned []
Implicit Place search using SMT with State Equation took 1176 ms to find 0 implicit places.
[2023-03-12 18:57:40] [INFO ] Invariant cache hit.
[2023-03-12 18:57:45] [INFO ] Dead Transitions using invariants and state equation in 4372 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 2943/7920 places, 7143/12120 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10782 ms. Remains : 2943/7920 places, 7143/12120 transitions.
Support contains 3 out of 2943 places after structural reductions.
[2023-03-12 18:57:46] [INFO ] Flatten gal took : 535 ms
[2023-03-12 18:57:46] [INFO ] Flatten gal took : 270 ms
[2023-03-12 18:57:46] [INFO ] Input system was already deterministic with 7143 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 443 ms. (steps per millisecond=22 ) properties (out of 3) seen :2
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=312 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
[2023-03-12 18:57:47] [INFO ] Invariant cache hit.
[2023-03-12 18:57:47] [INFO ] [Real]Absence check using 60 positive place invariants in 62 ms returned sat
[2023-03-12 18:57:50] [INFO ] After 2771ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-12 18:57:51] [INFO ] After 3216ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 264 ms.
[2023-03-12 18:57:51] [INFO ] After 4138ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :1
Finished Parikh walk after 93 steps, including 0 resets, run visited all 1 properties in 4 ms. (steps per millisecond=23 )
Parikh walk visited 1 properties in 7 ms.
Computed a total of 0 stabilizing places and 0 stable transitions
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(X(p0)))'
Support contains 1 out of 2943 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 2943/2943 places, 7143/7143 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 2942 transition count 7142
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 2942 transition count 7142
Applied a total of 2 rules in 493 ms. Remains 2942 /2943 variables (removed 1) and now considering 7142/7143 (removed 1) transitions.
// Phase 1: matrix 7142 rows 2942 cols
[2023-03-12 18:57:52] [INFO ] Computed 60 place invariants in 42 ms
[2023-03-12 18:57:52] [INFO ] Implicit Places using invariants in 558 ms returned []
[2023-03-12 18:57:52] [INFO ] Invariant cache hit.
[2023-03-12 18:57:53] [INFO ] Implicit Places using invariants and state equation in 1106 ms returned []
Implicit Place search using SMT with State Equation took 1715 ms to find 0 implicit places.
[2023-03-12 18:57:53] [INFO ] Invariant cache hit.
[2023-03-12 18:57:57] [INFO ] Dead Transitions using invariants and state equation in 3622 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 2942/2943 places, 7142/7143 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5846 ms. Remains : 2942/2943 places, 7142/7143 transitions.
Stuttering acceptance computed with spot in 294 ms :[(NOT p0), (NOT p0), true, (NOT p0)]
Running random walk in product with property : BART-PT-060-LTLCardinality-10 automaton TGBA Formula[mat=[[{ cond=(NOT p0), acceptance={} source=0 dest: 2}], [{ cond=true, acceptance={} source=1 dest: 0}], [{ cond=true, acceptance={0} source=2 dest: 2}], [{ cond=true, acceptance={} source=3 dest: 1}]], initial=3, aps=[p0:(EQ s2460 1)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, terminal, very-weak, weak, inherently-weak], stateDesc=[null, null, null, null][false, false, false, false]]
Entered a terminal (fully accepting) state of product in 2 steps with 0 reset in 3 ms.
FORMULA BART-PT-060-LTLCardinality-10 FALSE TECHNIQUES STUTTER_TEST
Treatment of property BART-PT-060-LTLCardinality-10 finished in 6251 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(X(F(p0)))'
Support contains 1 out of 2943 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 2943/2943 places, 7143/7143 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 2942 transition count 7142
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 2942 transition count 7142
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 3 place count 2941 transition count 7141
Iterating global reduction 0 with 1 rules applied. Total rules applied 4 place count 2941 transition count 7141
Applied a total of 4 rules in 659 ms. Remains 2941 /2943 variables (removed 2) and now considering 7141/7143 (removed 2) transitions.
// Phase 1: matrix 7141 rows 2941 cols
[2023-03-12 18:57:58] [INFO ] Computed 60 place invariants in 41 ms
[2023-03-12 18:57:58] [INFO ] Implicit Places using invariants in 361 ms returned []
[2023-03-12 18:57:58] [INFO ] Invariant cache hit.
[2023-03-12 18:57:59] [INFO ] Implicit Places using invariants and state equation in 999 ms returned []
Implicit Place search using SMT with State Equation took 1385 ms to find 0 implicit places.
[2023-03-12 18:57:59] [INFO ] Invariant cache hit.
[2023-03-12 18:58:04] [INFO ] Dead Transitions using invariants and state equation in 4378 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 2941/2943 places, 7141/7143 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6425 ms. Remains : 2941/2943 places, 7141/7143 transitions.
Stuttering acceptance computed with spot in 114 ms :[(NOT p0), (NOT p0)]
Running random walk in product with property : BART-PT-060-LTLCardinality-13 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 1}], [{ cond=(NOT p0), acceptance={0} source=1 dest: 1}]], initial=0, aps=[p0:(EQ s720 1)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, very-weak, weak, inherently-weak], stateDesc=[null, null][false, false]]
Product exploration explored 100000 steps with 4 reset in 1383 ms.
Product exploration explored 100000 steps with 3 reset in 1303 ms.
Computed a total of 0 stabilizing places and 0 stable transitions
Computed a total of 0 stabilizing places and 0 stable transitions
Knowledge obtained : [(NOT p0), (X (NOT p0))]
False Knowledge obtained : []
Knowledge based reduction with 2 factoid took 126 ms. Reduced automaton from 2 states, 2 edges and 1 AP (stutter sensitive) to 1 states, 1 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 67 ms :[(NOT p0)]
Incomplete random walk after 10000 steps, including 2 resets, run finished after 140 ms. (steps per millisecond=71 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=769 ) properties (out of 1) seen :0
Probabilistic random walk after 1091077 steps, saw 1089626 distinct states, run finished after 3003 ms. (steps per millisecond=363 ) properties seen :0
Running SMT prover for 1 properties.
[2023-03-12 18:58:10] [INFO ] Invariant cache hit.
[2023-03-12 18:58:11] [INFO ] [Real]Absence check using 60 positive place invariants in 82 ms returned sat
[2023-03-12 18:58:13] [INFO ] After 2406ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-12 18:58:13] [INFO ] After 2706ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 200 ms.
[2023-03-12 18:58:14] [INFO ] After 3591ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :1
Finished Parikh walk after 163 steps, including 0 resets, run visited all 1 properties in 5 ms. (steps per millisecond=32 )
Parikh walk visited 1 properties in 17 ms.
Knowledge obtained : [(NOT p0), (X (NOT p0))]
False Knowledge obtained : [(F p0)]
Knowledge based reduction with 2 factoid took 186 ms. Reduced automaton from 1 states, 1 edges and 1 AP (stutter insensitive) to 1 states, 1 edges and 1 AP (stutter insensitive).
Stuttering acceptance computed with spot in 46 ms :[(NOT p0)]
Stuttering acceptance computed with spot in 53 ms :[(NOT p0)]
[2023-03-12 18:58:14] [INFO ] Invariant cache hit.
[2023-03-12 18:58:16] [INFO ] [Real]Absence check using 60 positive place invariants in 3 ms returned unsat
Proved EG (NOT p0)
Knowledge obtained : [(NOT p0), (X (NOT p0))]
False Knowledge obtained : [(F p0), (G (NOT p0))]
Property proved to be false thanks to negative knowledge :(G (NOT p0))
Knowledge based reduction with 2 factoid took 60 ms. Reduced automaton from 1 states, 1 edges and 1 AP (stutter insensitive) to 1 states, 1 edges and 0 AP (stutter insensitive).
FORMULA BART-PT-060-LTLCardinality-13 FALSE TECHNIQUES KNOWLEDGE
Treatment of property BART-PT-060-LTLCardinality-13 finished in 18984 ms.
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(G(F(p0)))'
Support contains 1 out of 2943 places. Attempting structural reductions.
Starting structural reductions in SI_LTL mode, iteration 0 : 2943/2943 places, 7143/7143 transitions.
Graph (trivial) has 7139 edges and 2943 vertex of which 2942 / 2943 are part of one of the 60 SCC in 9 ms
Free SCC test removed 2882 places
Ensure Unique test removed 7081 transitions
Reduce isomorphic transitions removed 7081 transitions.
Reduce places removed 59 places and 0 transitions.
Ensure Unique test removed 58 transitions
Reduce isomorphic transitions removed 58 transitions.
Iterating post reduction 0 with 58 rules applied. Total rules applied 59 place count 2 transition count 4
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 1 with 1 rules applied. Total rules applied 60 place count 2 transition count 3
Applied a total of 60 rules in 27 ms. Remains 2 /2943 variables (removed 2941) and now considering 3/7143 (removed 7140) transitions.
// Phase 1: matrix 3 rows 2 cols
[2023-03-12 18:58:16] [INFO ] Computed 1 place invariants in 0 ms
[2023-03-12 18:58:16] [INFO ] Implicit Places using invariants in 24 ms returned []
[2023-03-12 18:58:16] [INFO ] Invariant cache hit.
[2023-03-12 18:58:16] [INFO ] Implicit Places using invariants and state equation in 26 ms returned []
Implicit Place search using SMT with State Equation took 51 ms to find 0 implicit places.
[2023-03-12 18:58:16] [INFO ] Redundant transitions in 0 ms returned []
[2023-03-12 18:58:16] [INFO ] Invariant cache hit.
[2023-03-12 18:58:17] [INFO ] Dead Transitions using invariants and state equation in 111 ms found 0 transitions.
Starting structural reductions in SI_LTL mode, iteration 1 : 2/2943 places, 3/7143 transitions.
Finished structural reductions in SI_LTL mode , in 1 iterations and 204 ms. Remains : 2/2943 places, 3/7143 transitions.
Stuttering acceptance computed with spot in 150 ms :[(NOT p0), (NOT p0)]
Running random walk in product with property : BART-PT-060-LTLCardinality-14 automaton TGBA Formula[mat=[[{ cond=true, acceptance={} source=0 dest: 0}, { cond=(NOT p0), acceptance={} source=0 dest: 1}], [{ cond=(NOT p0), acceptance={0} source=1 dest: 1}]], initial=0, aps=[p0:(EQ s0 1)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, no-univ-branch, stutter-invariant, very-weak, weak, inherently-weak], stateDesc=[null, null][true, true]]
Stuttering criterion allowed to conclude after 0 steps with 0 reset in 0 ms.
FORMULA BART-PT-060-LTLCardinality-14 FALSE TECHNIQUES STUTTER_TEST
Treatment of property BART-PT-060-LTLCardinality-14 finished in 369 ms.
All properties solved by simple procedures.
Total runtime 45883 ms.
ITS solved all properties within timeout
BK_STOP 1678647497346
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination LTLCardinality -timeout 360 -rebuildPNML
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="BART-PT-060"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="ltsminxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool ltsminxred"
echo " Input is BART-PT-060, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r009-oct2-167813598400811"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/BART-PT-060.tgz
mv BART-PT-060 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;