fond
Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r009-oct2-167813598400763
Last Updated
May 14, 2023

About the Execution of LTSMin+red for BART-PT-005

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
254.380 6418.00 13807.00 32.90 TTTFTFTFFFFFFTFF normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r009-oct2-167813598400763.qcow2', fmt=qcow2 cluster_size=65536 extended_l2=off compression_type=zlib size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 backing_fmt=qcow2 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool ltsminxred
Input is BART-PT-005, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r009-oct2-167813598400763
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 15M
-rw-r--r-- 1 mcc users 190K Feb 26 04:07 CTLCardinality.txt
-rw-r--r-- 1 mcc users 721K Feb 26 04:07 CTLCardinality.xml
-rw-r--r-- 1 mcc users 287K Feb 26 03:57 CTLFireability.txt
-rw-r--r-- 1 mcc users 988K Feb 26 03:57 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 216K Feb 25 15:34 LTLCardinality.txt
-rw-r--r-- 1 mcc users 566K Feb 25 15:34 LTLCardinality.xml
-rw-r--r-- 1 mcc users 97K Feb 25 15:34 LTLFireability.txt
-rw-r--r-- 1 mcc users 268K Feb 25 15:34 LTLFireability.xml
-rw-r--r-- 1 mcc users 1.2M Feb 26 04:41 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 4.2M Feb 26 04:41 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 1023K Feb 26 04:18 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 3.4M Feb 26 04:18 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 44K Feb 25 15:34 UpperBounds.txt
-rw-r--r-- 1 mcc users 88K Feb 25 15:34 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 1.3M Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME BART-PT-005-LTLCardinality-00
FORMULA_NAME BART-PT-005-LTLCardinality-01
FORMULA_NAME BART-PT-005-LTLCardinality-02
FORMULA_NAME BART-PT-005-LTLCardinality-03
FORMULA_NAME BART-PT-005-LTLCardinality-04
FORMULA_NAME BART-PT-005-LTLCardinality-05
FORMULA_NAME BART-PT-005-LTLCardinality-06
FORMULA_NAME BART-PT-005-LTLCardinality-07
FORMULA_NAME BART-PT-005-LTLCardinality-08
FORMULA_NAME BART-PT-005-LTLCardinality-09
FORMULA_NAME BART-PT-005-LTLCardinality-10
FORMULA_NAME BART-PT-005-LTLCardinality-11
FORMULA_NAME BART-PT-005-LTLCardinality-12
FORMULA_NAME BART-PT-005-LTLCardinality-13
FORMULA_NAME BART-PT-005-LTLCardinality-14
FORMULA_NAME BART-PT-005-LTLCardinality-15

=== Now, execution of the tool begins

BK_START 1678644883773

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=ltsminxred
BK_EXAMINATION=LTLCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=BART-PT-005
Applying reductions before tool ltsmin
Invoking reducer
Running Version 202303021504
[2023-03-12 18:14:46] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, LTLCardinality, -timeout, 360, -rebuildPNML]
[2023-03-12 18:14:46] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-12 18:14:46] [INFO ] Load time of PNML (sax parser for PT used): 160 ms
[2023-03-12 18:14:46] [INFO ] Transformed 870 places.
[2023-03-12 18:14:46] [INFO ] Transformed 1010 transitions.
[2023-03-12 18:14:46] [INFO ] Found NUPN structural information;
[2023-03-12 18:14:47] [INFO ] Parsed PT model containing 870 places and 1010 transitions and 8100 arcs in 362 ms.
Parsed 16 properties from file /home/mcc/execution/LTLCardinality.xml in 68 ms.
Working with output stream class java.io.PrintStream
Initial state reduction rules removed 1 formulas.
Reduce places removed 210 places and 0 transitions.
Initial state reduction rules removed 4 formulas.
FORMULA BART-PT-005-LTLCardinality-00 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA BART-PT-005-LTLCardinality-01 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA BART-PT-005-LTLCardinality-02 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA BART-PT-005-LTLCardinality-03 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA BART-PT-005-LTLCardinality-04 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA BART-PT-005-LTLCardinality-06 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA BART-PT-005-LTLCardinality-07 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA BART-PT-005-LTLCardinality-08 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA BART-PT-005-LTLCardinality-11 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA BART-PT-005-LTLCardinality-12 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA BART-PT-005-LTLCardinality-13 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA BART-PT-005-LTLCardinality-14 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA BART-PT-005-LTLCardinality-15 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA BART-PT-005-LTLCardinality-05 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 3 out of 660 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 660/660 places, 1010/1010 transitions.
Discarding 159 places :
Symmetric choice reduction at 0 with 159 rule applications. Total rules 159 place count 501 transition count 851
Iterating global reduction 0 with 159 rules applied. Total rules applied 318 place count 501 transition count 851
Discarding 133 places :
Symmetric choice reduction at 0 with 133 rule applications. Total rules 451 place count 368 transition count 718
Iterating global reduction 0 with 133 rules applied. Total rules applied 584 place count 368 transition count 718
Discarding 20 places :
Symmetric choice reduction at 0 with 20 rule applications. Total rules 604 place count 348 transition count 698
Iterating global reduction 0 with 20 rules applied. Total rules applied 624 place count 348 transition count 698
Discarding 15 places :
Symmetric choice reduction at 0 with 15 rule applications. Total rules 639 place count 333 transition count 683
Iterating global reduction 0 with 15 rules applied. Total rules applied 654 place count 333 transition count 683
Discarding 14 places :
Symmetric choice reduction at 0 with 14 rule applications. Total rules 668 place count 319 transition count 669
Iterating global reduction 0 with 14 rules applied. Total rules applied 682 place count 319 transition count 669
Discarding 14 places :
Symmetric choice reduction at 0 with 14 rule applications. Total rules 696 place count 305 transition count 655
Iterating global reduction 0 with 14 rules applied. Total rules applied 710 place count 305 transition count 655
Discarding 14 places :
Symmetric choice reduction at 0 with 14 rule applications. Total rules 724 place count 291 transition count 641
Iterating global reduction 0 with 14 rules applied. Total rules applied 738 place count 291 transition count 641
Discarding 14 places :
Symmetric choice reduction at 0 with 14 rule applications. Total rules 752 place count 277 transition count 627
Iterating global reduction 0 with 14 rules applied. Total rules applied 766 place count 277 transition count 627
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 776 place count 267 transition count 617
Iterating global reduction 0 with 10 rules applied. Total rules applied 786 place count 267 transition count 617
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 796 place count 257 transition count 607
Iterating global reduction 0 with 10 rules applied. Total rules applied 806 place count 257 transition count 607
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 811 place count 252 transition count 602
Iterating global reduction 0 with 5 rules applied. Total rules applied 816 place count 252 transition count 602
Applied a total of 816 rules in 146 ms. Remains 252 /660 variables (removed 408) and now considering 602/1010 (removed 408) transitions.
// Phase 1: matrix 602 rows 252 cols
[2023-03-12 18:14:47] [INFO ] Computed 5 place invariants in 13 ms
[2023-03-12 18:14:47] [INFO ] Implicit Places using invariants in 217 ms returned []
[2023-03-12 18:14:47] [INFO ] Invariant cache hit.
[2023-03-12 18:14:47] [INFO ] Implicit Places using invariants and state equation in 222 ms returned []
Implicit Place search using SMT with State Equation took 475 ms to find 0 implicit places.
[2023-03-12 18:14:47] [INFO ] Invariant cache hit.
[2023-03-12 18:14:48] [INFO ] Dead Transitions using invariants and state equation in 335 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 252/660 places, 602/1010 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 959 ms. Remains : 252/660 places, 602/1010 transitions.
Support contains 3 out of 252 places after structural reductions.
[2023-03-12 18:14:48] [INFO ] Flatten gal took : 97 ms
[2023-03-12 18:14:48] [INFO ] Flatten gal took : 26 ms
[2023-03-12 18:14:48] [INFO ] Input system was already deterministic with 602 transitions.
Finished random walk after 3045 steps, including 0 resets, run visited all 3 properties in 91 ms. (steps per millisecond=33 )
FORMULA BART-PT-005-LTLCardinality-09 FALSE TECHNIQUES REACHABILITY_KNOWLEDGE
Computed a total of 0 stabilizing places and 0 stable transitions
Running Spot : '/home/mcc/BenchKit/itstools/itstools/plugins/fr.lip6.ltl.spot.binaries_1.0.0.202303021504/bin/ltl2tgba-linux64' '--check=stutter' '--hoaf=tv' '-f' '!(G((p0||X(p1))))'
Support contains 2 out of 252 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 252/252 places, 602/602 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 251 transition count 601
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 251 transition count 601
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 3 place count 250 transition count 600
Iterating global reduction 0 with 1 rules applied. Total rules applied 4 place count 250 transition count 600
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 5 place count 249 transition count 599
Iterating global reduction 0 with 1 rules applied. Total rules applied 6 place count 249 transition count 599
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 7 place count 248 transition count 598
Iterating global reduction 0 with 1 rules applied. Total rules applied 8 place count 248 transition count 598
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 9 place count 247 transition count 597
Iterating global reduction 0 with 1 rules applied. Total rules applied 10 place count 247 transition count 597
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 11 place count 246 transition count 596
Iterating global reduction 0 with 1 rules applied. Total rules applied 12 place count 246 transition count 596
Applied a total of 12 rules in 44 ms. Remains 246 /252 variables (removed 6) and now considering 596/602 (removed 6) transitions.
// Phase 1: matrix 596 rows 246 cols
[2023-03-12 18:14:48] [INFO ] Computed 5 place invariants in 3 ms
[2023-03-12 18:14:48] [INFO ] Implicit Places using invariants in 57 ms returned []
[2023-03-12 18:14:48] [INFO ] Invariant cache hit.
[2023-03-12 18:14:49] [INFO ] Implicit Places using invariants and state equation in 273 ms returned []
Implicit Place search using SMT with State Equation took 339 ms to find 0 implicit places.
[2023-03-12 18:14:49] [INFO ] Invariant cache hit.
[2023-03-12 18:14:49] [INFO ] Dead Transitions using invariants and state equation in 322 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 246/252 places, 596/602 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 730 ms. Remains : 246/252 places, 596/602 transitions.
Stuttering acceptance computed with spot in 386 ms :[true, (AND (NOT p0) (NOT p1)), (NOT p1)]
Running random walk in product with property : BART-PT-005-LTLCardinality-10 automaton TGBA Formula[mat=[[{ cond=true, acceptance={0} source=0 dest: 0}], [{ cond=p0, acceptance={} source=1 dest: 1}, { cond=(NOT p0), acceptance={} source=1 dest: 2}], [{ cond=(NOT p1), acceptance={} source=2 dest: 0}, { cond=(AND p0 p1), acceptance={} source=2 dest: 1}, { cond=(AND (NOT p0) p1), acceptance={} source=2 dest: 2}]], initial=1, aps=[p0:(EQ s50 1), p1:(EQ s196 1)], nbAcceptance=1, properties=[trans-labels, explicit-labels, trans-acc, complete, deterministic, no-univ-branch, unambiguous, semi-deterministic, stutter-sensitive, terminal, weak, inherently-weak], stateDesc=[null, null, null][false, false, false]]
Entered a terminal (fully accepting) state of product in 1 steps with 0 reset in 2 ms.
FORMULA BART-PT-005-LTLCardinality-10 FALSE TECHNIQUES STUTTER_TEST
Treatment of property BART-PT-005-LTLCardinality-10 finished in 1185 ms.
All properties solved by simple procedures.
Total runtime 3377 ms.
ITS solved all properties within timeout

BK_STOP 1678644890191

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination LTLCardinality -timeout 360 -rebuildPNML

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="BART-PT-005"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="ltsminxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool ltsminxred"
echo " Input is BART-PT-005, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r009-oct2-167813598400763"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/BART-PT-005.tgz
mv BART-PT-005 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' LTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;