fond
Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r009-oct2-167813597700274
Last Updated
May 14, 2023

About the Execution of LTSMin+red for AirplaneLD-PT-0200

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
1122.188 29079.00 78628.00 54.40 T?TT??T??????F?? normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r009-oct2-167813597700274.qcow2', fmt=qcow2 cluster_size=65536 extended_l2=off compression_type=zlib size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 backing_fmt=qcow2 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool ltsminxred
Input is AirplaneLD-PT-0200, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r009-oct2-167813597700274
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 4.1M
-rw-r--r-- 1 mcc users 110K Feb 26 11:32 CTLCardinality.txt
-rw-r--r-- 1 mcc users 411K Feb 26 11:32 CTLCardinality.xml
-rw-r--r-- 1 mcc users 79K Feb 26 11:27 CTLFireability.txt
-rw-r--r-- 1 mcc users 470K Feb 26 11:27 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 50K Feb 25 15:30 LTLCardinality.txt
-rw-r--r-- 1 mcc users 143K Feb 25 15:30 LTLCardinality.xml
-rw-r--r-- 1 mcc users 47K Feb 25 15:30 LTLFireability.txt
-rw-r--r-- 1 mcc users 213K Feb 25 15:30 LTLFireability.xml
-rw-r--r-- 1 mcc users 224K Feb 26 11:47 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 807K Feb 26 11:47 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 87K Feb 26 11:40 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 507K Feb 26 11:40 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 17K Feb 25 15:30 UpperBounds.txt
-rw-r--r-- 1 mcc users 31K Feb 25 15:30 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 872K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME AirplaneLD-PT-0200-CTLFireability-00
FORMULA_NAME AirplaneLD-PT-0200-CTLFireability-01
FORMULA_NAME AirplaneLD-PT-0200-CTLFireability-02
FORMULA_NAME AirplaneLD-PT-0200-CTLFireability-03
FORMULA_NAME AirplaneLD-PT-0200-CTLFireability-04
FORMULA_NAME AirplaneLD-PT-0200-CTLFireability-05
FORMULA_NAME AirplaneLD-PT-0200-CTLFireability-06
FORMULA_NAME AirplaneLD-PT-0200-CTLFireability-07
FORMULA_NAME AirplaneLD-PT-0200-CTLFireability-08
FORMULA_NAME AirplaneLD-PT-0200-CTLFireability-09
FORMULA_NAME AirplaneLD-PT-0200-CTLFireability-10
FORMULA_NAME AirplaneLD-PT-0200-CTLFireability-11
FORMULA_NAME AirplaneLD-PT-0200-CTLFireability-12
FORMULA_NAME AirplaneLD-PT-0200-CTLFireability-13
FORMULA_NAME AirplaneLD-PT-0200-CTLFireability-14
FORMULA_NAME AirplaneLD-PT-0200-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1678621183933

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=ltsminxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=AirplaneLD-PT-0200
Applying reductions before tool ltsmin
Invoking reducer
Running Version 202303021504
[2023-03-12 11:39:46] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-12 11:39:47] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-12 11:39:47] [INFO ] Load time of PNML (sax parser for PT used): 171 ms
[2023-03-12 11:39:47] [INFO ] Transformed 1419 places.
[2023-03-12 11:39:47] [INFO ] Transformed 1608 transitions.
[2023-03-12 11:39:47] [INFO ] Parsed PT model containing 1419 places and 1608 transitions and 6128 arcs in 351 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 22 ms.
Reduce places removed 602 places and 0 transitions.
Support contains 814 out of 817 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 817/817 places, 1608/1608 transitions.
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 814 transition count 1608
Applied a total of 3 rules in 22 ms. Remains 814 /817 variables (removed 3) and now considering 1608/1608 (removed 0) transitions.
// Phase 1: matrix 1608 rows 814 cols
[2023-03-12 11:39:47] [INFO ] Computed 1 place invariants in 178 ms
[2023-03-12 11:39:48] [INFO ] Implicit Places using invariants in 861 ms returned []
[2023-03-12 11:39:48] [INFO ] Invariant cache hit.
[2023-03-12 11:39:49] [INFO ] Implicit Places using invariants and state equation in 1440 ms returned []
Implicit Place search using SMT with State Equation took 2351 ms to find 0 implicit places.
[2023-03-12 11:39:49] [INFO ] Invariant cache hit.
[2023-03-12 11:39:51] [INFO ] Dead Transitions using invariants and state equation in 1900 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 814/817 places, 1608/1608 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4290 ms. Remains : 814/817 places, 1608/1608 transitions.
Support contains 814 out of 814 places after structural reductions.
[2023-03-12 11:39:52] [INFO ] Flatten gal took : 153 ms
[2023-03-12 11:39:52] [INFO ] Flatten gal took : 143 ms
[2023-03-12 11:39:53] [INFO ] Input system was already deterministic with 1608 transitions.
Incomplete random walk after 10000 steps, including 1258 resets, run finished after 970 ms. (steps per millisecond=10 ) properties (out of 45) seen :29
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 2 ms. (steps per millisecond=500 ) properties (out of 16) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=55 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 2 ms. (steps per millisecond=500 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 2 ms. (steps per millisecond=500 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 2 ms. (steps per millisecond=500 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 2 ms. (steps per millisecond=500 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 1 ms. (steps per millisecond=1001 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 2 ms. (steps per millisecond=500 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 2 ms. (steps per millisecond=500 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 2 ms. (steps per millisecond=500 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 1 ms. (steps per millisecond=1001 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 2 ms. (steps per millisecond=500 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 2 ms. (steps per millisecond=500 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 2 ms. (steps per millisecond=500 ) properties (out of 15) seen :0
Running SMT prover for 15 properties.
[2023-03-12 11:39:54] [INFO ] Invariant cache hit.
[2023-03-12 11:39:55] [INFO ] [Real]Absence check using 0 positive and 1 generalized place invariants in 1 ms returned sat
[2023-03-12 11:39:55] [INFO ] After 588ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:15
[2023-03-12 11:39:56] [INFO ] [Nat]Absence check using 0 positive and 1 generalized place invariants in 37 ms returned sat
[2023-03-12 11:39:58] [INFO ] After 1971ms SMT Verify possible using state equation in natural domain returned unsat :5 sat :10
[2023-03-12 11:40:00] [INFO ] After 3391ms SMT Verify possible using trap constraints in natural domain returned unsat :5 sat :10
Attempting to minimize the solution found.
Minimization took 832 ms.
[2023-03-12 11:40:01] [INFO ] After 5045ms SMT Verify possible using all constraints in natural domain returned unsat :5 sat :10
Fused 15 Parikh solutions to 10 different solutions.
Finished Parikh walk after 6 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=6 )
Parikh walk visited 10 properties in 19 ms.
Successfully simplified 5 atomic propositions for a total of 16 simplifications.
[2023-03-12 11:40:01] [INFO ] Flatten gal took : 65 ms
[2023-03-12 11:40:01] [INFO ] Flatten gal took : 70 ms
[2023-03-12 11:40:01] [INFO ] Input system was already deterministic with 1608 transitions.
Support contains 620 out of 814 places (down from 717) after GAL structural reductions.
Computed a total of 814 stabilizing places and 1608 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 814 transition count 1608
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
AF dead knowledge conclusive for 4 formulas.
FORMULA AirplaneLD-PT-0200-CTLFireability-06 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA AirplaneLD-PT-0200-CTLFireability-13 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Starting structural reductions in SI_CTL mode, iteration 0 : 814/814 places, 1608/1608 transitions.
Graph (complete) has 1112 edges and 814 vertex of which 613 are kept as prefixes of interest. Removing 201 places using SCC suffix rule.5 ms
Discarding 201 places :
Also discarding 200 output transitions
Drop transitions removed 200 transitions
Ensure Unique test removed 199 transitions
Reduce isomorphic transitions removed 199 transitions.
Iterating post reduction 0 with 199 rules applied. Total rules applied 200 place count 613 transition count 1209
Discarding 298 places :
Symmetric choice reduction at 1 with 298 rule applications. Total rules 498 place count 315 transition count 911
Iterating global reduction 1 with 298 rules applied. Total rules applied 796 place count 315 transition count 911
Ensure Unique test removed 298 transitions
Reduce isomorphic transitions removed 298 transitions.
Iterating post reduction 1 with 298 rules applied. Total rules applied 1094 place count 315 transition count 613
Applied a total of 1094 rules in 35 ms. Remains 315 /814 variables (removed 499) and now considering 613/1608 (removed 995) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 35 ms. Remains : 315/814 places, 613/1608 transitions.
[2023-03-12 11:40:01] [INFO ] Flatten gal took : 17 ms
[2023-03-12 11:40:01] [INFO ] Flatten gal took : 18 ms
[2023-03-12 11:40:01] [INFO ] Input system was already deterministic with 613 transitions.
Starting structural reductions in LTL mode, iteration 0 : 814/814 places, 1608/1608 transitions.
Discarding 394 places :
Symmetric choice reduction at 0 with 394 rule applications. Total rules 394 place count 420 transition count 1214
Iterating global reduction 0 with 394 rules applied. Total rules applied 788 place count 420 transition count 1214
Ensure Unique test removed 394 transitions
Reduce isomorphic transitions removed 394 transitions.
Iterating post reduction 0 with 394 rules applied. Total rules applied 1182 place count 420 transition count 820
Applied a total of 1182 rules in 28 ms. Remains 420 /814 variables (removed 394) and now considering 820/1608 (removed 788) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 28 ms. Remains : 420/814 places, 820/1608 transitions.
[2023-03-12 11:40:01] [INFO ] Flatten gal took : 49 ms
[2023-03-12 11:40:02] [INFO ] Flatten gal took : 42 ms
[2023-03-12 11:40:02] [INFO ] Input system was already deterministic with 820 transitions.
Starting structural reductions in LTL mode, iteration 0 : 814/814 places, 1608/1608 transitions.
Discarding 795 places :
Symmetric choice reduction at 0 with 795 rule applications. Total rules 795 place count 19 transition count 813
Iterating global reduction 0 with 795 rules applied. Total rules applied 1590 place count 19 transition count 813
Ensure Unique test removed 795 transitions
Reduce isomorphic transitions removed 795 transitions.
Iterating post reduction 0 with 795 rules applied. Total rules applied 2385 place count 19 transition count 18
Applied a total of 2385 rules in 13 ms. Remains 19 /814 variables (removed 795) and now considering 18/1608 (removed 1590) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 13 ms. Remains : 19/814 places, 18/1608 transitions.
[2023-03-12 11:40:02] [INFO ] Flatten gal took : 1 ms
[2023-03-12 11:40:02] [INFO ] Flatten gal took : 1 ms
[2023-03-12 11:40:02] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 814/814 places, 1608/1608 transitions.
Graph (complete) has 1112 edges and 814 vertex of which 612 are kept as prefixes of interest. Removing 202 places using SCC suffix rule.2 ms
Discarding 202 places :
Also discarding 400 output transitions
Drop transitions removed 400 transitions
Discarding 496 places :
Symmetric choice reduction at 0 with 496 rule applications. Total rules 497 place count 116 transition count 712
Iterating global reduction 0 with 496 rules applied. Total rules applied 993 place count 116 transition count 712
Ensure Unique test removed 496 transitions
Reduce isomorphic transitions removed 496 transitions.
Iterating post reduction 0 with 496 rules applied. Total rules applied 1489 place count 116 transition count 216
Applied a total of 1489 rules in 19 ms. Remains 116 /814 variables (removed 698) and now considering 216/1608 (removed 1392) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 19 ms. Remains : 116/814 places, 216/1608 transitions.
[2023-03-12 11:40:02] [INFO ] Flatten gal took : 5 ms
[2023-03-12 11:40:02] [INFO ] Flatten gal took : 5 ms
[2023-03-12 11:40:02] [INFO ] Input system was already deterministic with 216 transitions.
Finished random walk after 7 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=7 )
FORMULA AirplaneLD-PT-0200-CTLFireability-03 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 814/814 places, 1608/1608 transitions.
Discarding 597 places :
Symmetric choice reduction at 0 with 597 rule applications. Total rules 597 place count 217 transition count 1011
Iterating global reduction 0 with 597 rules applied. Total rules applied 1194 place count 217 transition count 1011
Ensure Unique test removed 597 transitions
Reduce isomorphic transitions removed 597 transitions.
Iterating post reduction 0 with 597 rules applied. Total rules applied 1791 place count 217 transition count 414
Applied a total of 1791 rules in 9 ms. Remains 217 /814 variables (removed 597) and now considering 414/1608 (removed 1194) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9 ms. Remains : 217/814 places, 414/1608 transitions.
[2023-03-12 11:40:02] [INFO ] Flatten gal took : 11 ms
[2023-03-12 11:40:02] [INFO ] Flatten gal took : 14 ms
[2023-03-12 11:40:02] [INFO ] Input system was already deterministic with 414 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 814/814 places, 1608/1608 transitions.
Discarding 694 places :
Symmetric choice reduction at 0 with 694 rule applications. Total rules 694 place count 120 transition count 914
Iterating global reduction 0 with 694 rules applied. Total rules applied 1388 place count 120 transition count 914
Ensure Unique test removed 694 transitions
Reduce isomorphic transitions removed 694 transitions.
Iterating post reduction 0 with 694 rules applied. Total rules applied 2082 place count 120 transition count 220
Applied a total of 2082 rules in 19 ms. Remains 120 /814 variables (removed 694) and now considering 220/1608 (removed 1388) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 19 ms. Remains : 120/814 places, 220/1608 transitions.
[2023-03-12 11:40:02] [INFO ] Flatten gal took : 6 ms
[2023-03-12 11:40:02] [INFO ] Flatten gal took : 6 ms
[2023-03-12 11:40:02] [INFO ] Input system was already deterministic with 220 transitions.
Starting structural reductions in LTL mode, iteration 0 : 814/814 places, 1608/1608 transitions.
Discarding 695 places :
Symmetric choice reduction at 0 with 695 rule applications. Total rules 695 place count 119 transition count 913
Iterating global reduction 0 with 695 rules applied. Total rules applied 1390 place count 119 transition count 913
Ensure Unique test removed 695 transitions
Reduce isomorphic transitions removed 695 transitions.
Iterating post reduction 0 with 695 rules applied. Total rules applied 2085 place count 119 transition count 218
Applied a total of 2085 rules in 7 ms. Remains 119 /814 variables (removed 695) and now considering 218/1608 (removed 1390) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 119/814 places, 218/1608 transitions.
[2023-03-12 11:40:02] [INFO ] Flatten gal took : 4 ms
[2023-03-12 11:40:02] [INFO ] Flatten gal took : 6 ms
[2023-03-12 11:40:02] [INFO ] Input system was already deterministic with 218 transitions.
Starting structural reductions in LTL mode, iteration 0 : 814/814 places, 1608/1608 transitions.
Discarding 793 places :
Symmetric choice reduction at 0 with 793 rule applications. Total rules 793 place count 21 transition count 815
Iterating global reduction 0 with 793 rules applied. Total rules applied 1586 place count 21 transition count 815
Ensure Unique test removed 793 transitions
Reduce isomorphic transitions removed 793 transitions.
Iterating post reduction 0 with 793 rules applied. Total rules applied 2379 place count 21 transition count 22
Applied a total of 2379 rules in 7 ms. Remains 21 /814 variables (removed 793) and now considering 22/1608 (removed 1586) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 21/814 places, 22/1608 transitions.
[2023-03-12 11:40:02] [INFO ] Flatten gal took : 1 ms
[2023-03-12 11:40:02] [INFO ] Flatten gal took : 1 ms
[2023-03-12 11:40:02] [INFO ] Input system was already deterministic with 22 transitions.
Starting structural reductions in LTL mode, iteration 0 : 814/814 places, 1608/1608 transitions.
Discarding 792 places :
Symmetric choice reduction at 0 with 792 rule applications. Total rules 792 place count 22 transition count 816
Iterating global reduction 0 with 792 rules applied. Total rules applied 1584 place count 22 transition count 816
Ensure Unique test removed 792 transitions
Reduce isomorphic transitions removed 792 transitions.
Iterating post reduction 0 with 792 rules applied. Total rules applied 2376 place count 22 transition count 24
Applied a total of 2376 rules in 6 ms. Remains 22 /814 variables (removed 792) and now considering 24/1608 (removed 1584) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 22/814 places, 24/1608 transitions.
[2023-03-12 11:40:02] [INFO ] Flatten gal took : 2 ms
[2023-03-12 11:40:02] [INFO ] Flatten gal took : 1 ms
[2023-03-12 11:40:02] [INFO ] Input system was already deterministic with 24 transitions.
Starting structural reductions in LTL mode, iteration 0 : 814/814 places, 1608/1608 transitions.
Discarding 795 places :
Symmetric choice reduction at 0 with 795 rule applications. Total rules 795 place count 19 transition count 813
Iterating global reduction 0 with 795 rules applied. Total rules applied 1590 place count 19 transition count 813
Ensure Unique test removed 795 transitions
Reduce isomorphic transitions removed 795 transitions.
Iterating post reduction 0 with 795 rules applied. Total rules applied 2385 place count 19 transition count 18
Applied a total of 2385 rules in 7 ms. Remains 19 /814 variables (removed 795) and now considering 18/1608 (removed 1590) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 19/814 places, 18/1608 transitions.
[2023-03-12 11:40:02] [INFO ] Flatten gal took : 0 ms
[2023-03-12 11:40:02] [INFO ] Flatten gal took : 0 ms
[2023-03-12 11:40:02] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in LTL mode, iteration 0 : 814/814 places, 1608/1608 transitions.
Discarding 789 places :
Symmetric choice reduction at 0 with 789 rule applications. Total rules 789 place count 25 transition count 819
Iterating global reduction 0 with 789 rules applied. Total rules applied 1578 place count 25 transition count 819
Ensure Unique test removed 789 transitions
Reduce isomorphic transitions removed 789 transitions.
Iterating post reduction 0 with 789 rules applied. Total rules applied 2367 place count 25 transition count 30
Applied a total of 2367 rules in 6 ms. Remains 25 /814 variables (removed 789) and now considering 30/1608 (removed 1578) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 25/814 places, 30/1608 transitions.
[2023-03-12 11:40:02] [INFO ] Flatten gal took : 1 ms
[2023-03-12 11:40:02] [INFO ] Flatten gal took : 2 ms
[2023-03-12 11:40:02] [INFO ] Input system was already deterministic with 30 transitions.
Starting structural reductions in LTL mode, iteration 0 : 814/814 places, 1608/1608 transitions.
Discarding 792 places :
Symmetric choice reduction at 0 with 792 rule applications. Total rules 792 place count 22 transition count 816
Iterating global reduction 0 with 792 rules applied. Total rules applied 1584 place count 22 transition count 816
Ensure Unique test removed 792 transitions
Reduce isomorphic transitions removed 792 transitions.
Iterating post reduction 0 with 792 rules applied. Total rules applied 2376 place count 22 transition count 24
Applied a total of 2376 rules in 7 ms. Remains 22 /814 variables (removed 792) and now considering 24/1608 (removed 1584) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 22/814 places, 24/1608 transitions.
[2023-03-12 11:40:02] [INFO ] Flatten gal took : 1 ms
[2023-03-12 11:40:02] [INFO ] Flatten gal took : 1 ms
[2023-03-12 11:40:02] [INFO ] Input system was already deterministic with 24 transitions.
Starting structural reductions in LTL mode, iteration 0 : 814/814 places, 1608/1608 transitions.
Discarding 794 places :
Symmetric choice reduction at 0 with 794 rule applications. Total rules 794 place count 20 transition count 814
Iterating global reduction 0 with 794 rules applied. Total rules applied 1588 place count 20 transition count 814
Ensure Unique test removed 794 transitions
Reduce isomorphic transitions removed 794 transitions.
Iterating post reduction 0 with 794 rules applied. Total rules applied 2382 place count 20 transition count 20
Applied a total of 2382 rules in 6 ms. Remains 20 /814 variables (removed 794) and now considering 20/1608 (removed 1588) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 20/814 places, 20/1608 transitions.
[2023-03-12 11:40:02] [INFO ] Flatten gal took : 0 ms
[2023-03-12 11:40:02] [INFO ] Flatten gal took : 0 ms
[2023-03-12 11:40:02] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in LTL mode, iteration 0 : 814/814 places, 1608/1608 transitions.
Discarding 792 places :
Symmetric choice reduction at 0 with 792 rule applications. Total rules 792 place count 22 transition count 816
Iterating global reduction 0 with 792 rules applied. Total rules applied 1584 place count 22 transition count 816
Ensure Unique test removed 792 transitions
Reduce isomorphic transitions removed 792 transitions.
Iterating post reduction 0 with 792 rules applied. Total rules applied 2376 place count 22 transition count 24
Applied a total of 2376 rules in 6 ms. Remains 22 /814 variables (removed 792) and now considering 24/1608 (removed 1584) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 22/814 places, 24/1608 transitions.
[2023-03-12 11:40:02] [INFO ] Flatten gal took : 0 ms
[2023-03-12 11:40:02] [INFO ] Flatten gal took : 0 ms
[2023-03-12 11:40:02] [INFO ] Input system was already deterministic with 24 transitions.
[2023-03-12 11:40:02] [INFO ] Flatten gal took : 53 ms
[2023-03-12 11:40:02] [INFO ] Flatten gal took : 55 ms
[2023-03-12 11:40:02] [INFO ] Export to MCC of 13 properties in file /home/mcc/execution/CTLFireability.sr.xml took 11 ms.
[2023-03-12 11:40:02] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 814 places, 1608 transitions and 3520 arcs took 5 ms.
Total runtime 15807 ms.
There are residual formulas that ITS could not solve within timeout
pnml2lts-sym model.pnml --lace-workers=4 --vset=lddmc --saturation=sat -rbs,w2W,ru,hf --sylvan-sizes=20,28,20,28 --ctl=/tmp/496/ctl_0_ --ctl=/tmp/496/ctl_1_ --ctl=/tmp/496/ctl_2_ --ctl=/tmp/496/ctl_3_ --ctl=/tmp/496/ctl_4_ --ctl=/tmp/496/ctl_5_ --ctl=/tmp/496/ctl_6_ --ctl=/tmp/496/ctl_7_ --ctl=/tmp/496/ctl_8_ --ctl=/tmp/496/ctl_9_ --ctl=/tmp/496/ctl_10_ --ctl=/tmp/496/ctl_11_ --ctl=/tmp/496/ctl_12_ --mu-par --mu-opt
FORMULA AirplaneLD-PT-0200-CTLFireability-00 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
Could not compute solution for formula : AirplaneLD-PT-0200-CTLFireability-01
FORMULA AirplaneLD-PT-0200-CTLFireability-02 TRUE TECHNIQUES DECISION_DIAGRAMS PARALLEL_PROCESSING USE_NUPN
Could not compute solution for formula : AirplaneLD-PT-0200-CTLFireability-04
Could not compute solution for formula : AirplaneLD-PT-0200-CTLFireability-05
Could not compute solution for formula : AirplaneLD-PT-0200-CTLFireability-07
Could not compute solution for formula : AirplaneLD-PT-0200-CTLFireability-08
Could not compute solution for formula : AirplaneLD-PT-0200-CTLFireability-09
Could not compute solution for formula : AirplaneLD-PT-0200-CTLFireability-10
Could not compute solution for formula : AirplaneLD-PT-0200-CTLFireability-11
Could not compute solution for formula : AirplaneLD-PT-0200-CTLFireability-12
Could not compute solution for formula : AirplaneLD-PT-0200-CTLFireability-14
Could not compute solution for formula : AirplaneLD-PT-0200-CTLFireability-15

BK_STOP 1678621213012

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ perl -pe 's/.*\.//g'
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
mcc2023
ctl formula name AirplaneLD-PT-0200-CTLFireability-00
ctl formula formula --ctl=/tmp/496/ctl_0_
ctl formula name AirplaneLD-PT-0200-CTLFireability-01
ctl formula formula --ctl=/tmp/496/ctl_1_
ctl formula name AirplaneLD-PT-0200-CTLFireability-02
ctl formula formula --ctl=/tmp/496/ctl_2_
ctl formula name AirplaneLD-PT-0200-CTLFireability-04
ctl formula formula --ctl=/tmp/496/ctl_3_
ctl formula name AirplaneLD-PT-0200-CTLFireability-05
ctl formula formula --ctl=/tmp/496/ctl_4_
ctl formula name AirplaneLD-PT-0200-CTLFireability-07
ctl formula formula --ctl=/tmp/496/ctl_5_
ctl formula name AirplaneLD-PT-0200-CTLFireability-08
ctl formula formula --ctl=/tmp/496/ctl_6_
ctl formula name AirplaneLD-PT-0200-CTLFireability-09
ctl formula formula --ctl=/tmp/496/ctl_7_
ctl formula name AirplaneLD-PT-0200-CTLFireability-10
ctl formula formula --ctl=/tmp/496/ctl_8_
ctl formula name AirplaneLD-PT-0200-CTLFireability-11
ctl formula formula --ctl=/tmp/496/ctl_9_
ctl formula name AirplaneLD-PT-0200-CTLFireability-12
ctl formula formula --ctl=/tmp/496/ctl_10_
ctl formula name AirplaneLD-PT-0200-CTLFireability-14
ctl formula formula --ctl=/tmp/496/ctl_11_
ctl formula name AirplaneLD-PT-0200-CTLFireability-15
ctl formula formula --ctl=/tmp/496/ctl_12_
pnml2lts-sym: Exploration order is bfs-prev
pnml2lts-sym: Saturation strategy is sat
pnml2lts-sym: Guided search strategy is unguided
pnml2lts-sym: Attractor strategy is default
pnml2lts-sym: opening model.pnml
pnml2lts-sym: Edge label is id
Warning: program compiled against libxml 210 using older 209
pnml2lts-sym: Petri net has 814 places, 1608 transitions and 3520 arcs
pnml2lts-sym: Petri net Petri analyzed
pnml2lts-sym: There are no safe places
pnml2lts-sym: Loading Petri net took 0.010 real 0.010 user 0.000 sys
pnml2lts-sym: Initializing regrouping layer
pnml2lts-sym: Regroup specification: bs,w2W,ru,hf
pnml2lts-sym: Regroup Boost's Sloan
pnml2lts-sym: Regroup over-approximate must-write to may-write
pnml2lts-sym: Regroup Row sUbsume
pnml2lts-sym: Reqroup Horizontal Flip
pnml2lts-sym: Regrouping: 1608->1608 groups
pnml2lts-sym: Regrouping took 0.840 real 0.850 user 0.000 sys
pnml2lts-sym: state vector length is 814; there are 1608 groups
pnml2lts-sym: Creating a multi-core ListDD domain.
pnml2lts-sym: Sylvan allocates 15.000 GB virtual memory for nodes table and operation cache.
pnml2lts-sym: Initial nodes table and operation cache requires 60.00 MB.
pnml2lts-sym: Using GBgetTransitionsShortR2W as next-state function
pnml2lts-sym: got initial state
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: parsing CTL formula
pnml2lts-sym: converting CTL to mu-calculus...
pnml2lts-sym: Exploration took 8073 group checks and 0 next state calls
pnml2lts-sym: reachability took 0.420 real 1.640 user 0.020 sys
pnml2lts-sym: counting visited states...
pnml2lts-sym: counting took 0.000 real 0.000 user 0.000 sys
pnml2lts-sym: state space has 275494822 states, 3044 nodes
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: Formula /tmp/496/ctl_0_ holds for the initial state
pnml2lts-sym: vset_sylvan: starting garbage collection
pnml2lts-sym: vset_sylvan: garbage collection done
pnml2lts-sym: Formula /tmp/496/ctl_2_ holds for the initial state
corrupted size vs. prev_size

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="AirplaneLD-PT-0200"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="ltsminxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool ltsminxred"
echo " Input is AirplaneLD-PT-0200, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r009-oct2-167813597700274"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/AirplaneLD-PT-0200.tgz
mv AirplaneLD-PT-0200 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;