About the Execution of LoLa+red for BART-PT-002
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16222.367 | 82754.00 | 183987.00 | 1369.40 | FFF?FTTT?F?FTFT? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r007-oct2-167813596000753.qcow2', fmt=qcow2 cluster_size=65536 extended_l2=off compression_type=zlib size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 backing_fmt=qcow2 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is BART-PT-002, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r007-oct2-167813596000753
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 6.4M
-rw-r--r-- 1 mcc users 191K Feb 26 04:05 CTLCardinality.txt
-rw-r--r-- 1 mcc users 715K Feb 26 04:05 CTLCardinality.xml
-rw-r--r-- 1 mcc users 206K Feb 26 03:55 CTLFireability.txt
-rw-r--r-- 1 mcc users 693K Feb 26 03:55 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 105K Feb 25 15:34 LTLCardinality.txt
-rw-r--r-- 1 mcc users 280K Feb 25 15:34 LTLCardinality.xml
-rw-r--r-- 1 mcc users 58K Feb 25 15:34 LTLFireability.txt
-rw-r--r-- 1 mcc users 156K Feb 25 15:34 LTLFireability.xml
-rw-r--r-- 1 mcc users 479K Feb 26 04:21 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 1.8M Feb 26 04:21 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 273K Feb 26 04:12 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 930K Feb 26 04:12 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 21K Feb 25 15:34 UpperBounds.txt
-rw-r--r-- 1 mcc users 41K Feb 25 15:34 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 534K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME BART-PT-002-CTLCardinality-00
FORMULA_NAME BART-PT-002-CTLCardinality-01
FORMULA_NAME BART-PT-002-CTLCardinality-02
FORMULA_NAME BART-PT-002-CTLCardinality-03
FORMULA_NAME BART-PT-002-CTLCardinality-04
FORMULA_NAME BART-PT-002-CTLCardinality-05
FORMULA_NAME BART-PT-002-CTLCardinality-06
FORMULA_NAME BART-PT-002-CTLCardinality-07
FORMULA_NAME BART-PT-002-CTLCardinality-08
FORMULA_NAME BART-PT-002-CTLCardinality-09
FORMULA_NAME BART-PT-002-CTLCardinality-10
FORMULA_NAME BART-PT-002-CTLCardinality-11
FORMULA_NAME BART-PT-002-CTLCardinality-12
FORMULA_NAME BART-PT-002-CTLCardinality-13
FORMULA_NAME BART-PT-002-CTLCardinality-14
FORMULA_NAME BART-PT-002-CTLCardinality-15
=== Now, execution of the tool begins
BK_START 1678355757210
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=BART-PT-002
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-09 09:56:00] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLCardinality, -timeout, 360, -rebuildPNML]
[2023-03-09 09:56:00] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-09 09:56:00] [INFO ] Load time of PNML (sax parser for PT used): 109 ms
[2023-03-09 09:56:00] [INFO ] Transformed 474 places.
[2023-03-09 09:56:00] [INFO ] Transformed 404 transitions.
[2023-03-09 09:56:00] [INFO ] Found NUPN structural information;
[2023-03-09 09:56:00] [INFO ] Parsed PT model containing 474 places and 404 transitions and 3240 arcs in 217 ms.
Parsed 16 properties from file /home/mcc/execution/CTLCardinality.xml in 35 ms.
Reduce places removed 210 places and 0 transitions.
Initial state reduction rules removed 1 formulas.
FORMULA BART-PT-002-CTLCardinality-07 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA BART-PT-002-CTLCardinality-11 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 21 out of 264 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 264/264 places, 404/404 transitions.
Discarding 56 places :
Symmetric choice reduction at 0 with 56 rule applications. Total rules 56 place count 208 transition count 348
Iterating global reduction 0 with 56 rules applied. Total rules applied 112 place count 208 transition count 348
Discarding 39 places :
Symmetric choice reduction at 0 with 39 rule applications. Total rules 151 place count 169 transition count 309
Iterating global reduction 0 with 39 rules applied. Total rules applied 190 place count 169 transition count 309
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 197 place count 162 transition count 302
Iterating global reduction 0 with 7 rules applied. Total rules applied 204 place count 162 transition count 302
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 209 place count 157 transition count 297
Iterating global reduction 0 with 5 rules applied. Total rules applied 214 place count 157 transition count 297
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 219 place count 152 transition count 292
Iterating global reduction 0 with 5 rules applied. Total rules applied 224 place count 152 transition count 292
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 229 place count 147 transition count 287
Iterating global reduction 0 with 5 rules applied. Total rules applied 234 place count 147 transition count 287
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 239 place count 142 transition count 282
Iterating global reduction 0 with 5 rules applied. Total rules applied 244 place count 142 transition count 282
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 246 place count 140 transition count 280
Iterating global reduction 0 with 2 rules applied. Total rules applied 248 place count 140 transition count 280
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 249 place count 139 transition count 279
Iterating global reduction 0 with 1 rules applied. Total rules applied 250 place count 139 transition count 279
Applied a total of 250 rules in 47 ms. Remains 139 /264 variables (removed 125) and now considering 279/404 (removed 125) transitions.
// Phase 1: matrix 279 rows 139 cols
[2023-03-09 09:56:00] [INFO ] Computed 2 place invariants in 8 ms
[2023-03-09 09:56:00] [INFO ] Implicit Places using invariants in 298 ms returned []
[2023-03-09 09:56:00] [INFO ] Invariant cache hit.
[2023-03-09 09:56:01] [INFO ] Implicit Places using invariants and state equation in 311 ms returned []
Implicit Place search using SMT with State Equation took 641 ms to find 0 implicit places.
[2023-03-09 09:56:01] [INFO ] Invariant cache hit.
[2023-03-09 09:56:01] [INFO ] Dead Transitions using invariants and state equation in 206 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 139/264 places, 279/404 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 896 ms. Remains : 139/264 places, 279/404 transitions.
Support contains 21 out of 139 places after structural reductions.
[2023-03-09 09:56:01] [INFO ] Initial state reduction rules for CTL removed 2 formulas.
[2023-03-09 09:56:01] [INFO ] Flatten gal took : 46 ms
[2023-03-09 09:56:01] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
FORMULA BART-PT-002-CTLCardinality-12 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA BART-PT-002-CTLCardinality-02 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA BART-PT-002-CTLCardinality-00 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-09 09:56:01] [INFO ] Flatten gal took : 16 ms
[2023-03-09 09:56:01] [INFO ] Input system was already deterministic with 279 transitions.
Support contains 15 out of 139 places (down from 21) after GAL structural reductions.
FORMULA BART-PT-002-CTLCardinality-06 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Incomplete random walk after 10000 steps, including 2 resets, run finished after 118 ms. (steps per millisecond=84 ) properties (out of 9) seen :8
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=833 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
[2023-03-09 09:56:01] [INFO ] Invariant cache hit.
[2023-03-09 09:56:01] [INFO ] After 47ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-09 09:56:02] [INFO ] [Nat]Absence check using 2 positive place invariants in 2 ms returned sat
[2023-03-09 09:56:02] [INFO ] After 44ms SMT Verify possible using all constraints in natural domain returned unsat :1 sat :0
Fused 1 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 0 ms.
Successfully simplified 1 atomic propositions for a total of 5 simplifications.
[2023-03-09 09:56:02] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2023-03-09 09:56:02] [INFO ] Flatten gal took : 9 ms
FORMULA BART-PT-002-CTLCardinality-05 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-09 09:56:02] [INFO ] Flatten gal took : 8 ms
[2023-03-09 09:56:02] [INFO ] Input system was already deterministic with 279 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 139/139 places, 279/279 transitions.
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 16 place count 123 transition count 263
Iterating global reduction 0 with 16 rules applied. Total rules applied 32 place count 123 transition count 263
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 41 place count 114 transition count 254
Iterating global reduction 0 with 9 rules applied. Total rules applied 50 place count 114 transition count 254
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 54 place count 110 transition count 250
Iterating global reduction 0 with 4 rules applied. Total rules applied 58 place count 110 transition count 250
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 62 place count 106 transition count 246
Iterating global reduction 0 with 4 rules applied. Total rules applied 66 place count 106 transition count 246
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 68 place count 104 transition count 244
Iterating global reduction 0 with 2 rules applied. Total rules applied 70 place count 104 transition count 244
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 72 place count 102 transition count 242
Iterating global reduction 0 with 2 rules applied. Total rules applied 74 place count 102 transition count 242
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 75 place count 101 transition count 241
Iterating global reduction 0 with 1 rules applied. Total rules applied 76 place count 101 transition count 241
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 77 place count 100 transition count 240
Iterating global reduction 0 with 1 rules applied. Total rules applied 78 place count 100 transition count 240
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 79 place count 99 transition count 239
Iterating global reduction 0 with 1 rules applied. Total rules applied 80 place count 99 transition count 239
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 81 place count 98 transition count 238
Iterating global reduction 0 with 1 rules applied. Total rules applied 82 place count 98 transition count 238
Applied a total of 82 rules in 19 ms. Remains 98 /139 variables (removed 41) and now considering 238/279 (removed 41) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 19 ms. Remains : 98/139 places, 238/279 transitions.
[2023-03-09 09:56:02] [INFO ] Flatten gal took : 6 ms
[2023-03-09 09:56:02] [INFO ] Flatten gal took : 7 ms
[2023-03-09 09:56:02] [INFO ] Input system was already deterministic with 238 transitions.
Starting structural reductions in LTL mode, iteration 0 : 139/139 places, 279/279 transitions.
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 16 place count 123 transition count 263
Iterating global reduction 0 with 16 rules applied. Total rules applied 32 place count 123 transition count 263
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 41 place count 114 transition count 254
Iterating global reduction 0 with 9 rules applied. Total rules applied 50 place count 114 transition count 254
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 54 place count 110 transition count 250
Iterating global reduction 0 with 4 rules applied. Total rules applied 58 place count 110 transition count 250
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 62 place count 106 transition count 246
Iterating global reduction 0 with 4 rules applied. Total rules applied 66 place count 106 transition count 246
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 68 place count 104 transition count 244
Iterating global reduction 0 with 2 rules applied. Total rules applied 70 place count 104 transition count 244
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 72 place count 102 transition count 242
Iterating global reduction 0 with 2 rules applied. Total rules applied 74 place count 102 transition count 242
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 75 place count 101 transition count 241
Iterating global reduction 0 with 1 rules applied. Total rules applied 76 place count 101 transition count 241
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 77 place count 100 transition count 240
Iterating global reduction 0 with 1 rules applied. Total rules applied 78 place count 100 transition count 240
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 79 place count 99 transition count 239
Iterating global reduction 0 with 1 rules applied. Total rules applied 80 place count 99 transition count 239
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 81 place count 98 transition count 238
Iterating global reduction 0 with 1 rules applied. Total rules applied 82 place count 98 transition count 238
Applied a total of 82 rules in 13 ms. Remains 98 /139 variables (removed 41) and now considering 238/279 (removed 41) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 13 ms. Remains : 98/139 places, 238/279 transitions.
[2023-03-09 09:56:02] [INFO ] Flatten gal took : 6 ms
[2023-03-09 09:56:02] [INFO ] Flatten gal took : 6 ms
[2023-03-09 09:56:02] [INFO ] Input system was already deterministic with 238 transitions.
Starting structural reductions in LTL mode, iteration 0 : 139/139 places, 279/279 transitions.
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 16 place count 123 transition count 263
Iterating global reduction 0 with 16 rules applied. Total rules applied 32 place count 123 transition count 263
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 41 place count 114 transition count 254
Iterating global reduction 0 with 9 rules applied. Total rules applied 50 place count 114 transition count 254
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 54 place count 110 transition count 250
Iterating global reduction 0 with 4 rules applied. Total rules applied 58 place count 110 transition count 250
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 62 place count 106 transition count 246
Iterating global reduction 0 with 4 rules applied. Total rules applied 66 place count 106 transition count 246
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 68 place count 104 transition count 244
Iterating global reduction 0 with 2 rules applied. Total rules applied 70 place count 104 transition count 244
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 72 place count 102 transition count 242
Iterating global reduction 0 with 2 rules applied. Total rules applied 74 place count 102 transition count 242
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 75 place count 101 transition count 241
Iterating global reduction 0 with 1 rules applied. Total rules applied 76 place count 101 transition count 241
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 77 place count 100 transition count 240
Iterating global reduction 0 with 1 rules applied. Total rules applied 78 place count 100 transition count 240
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 79 place count 99 transition count 239
Iterating global reduction 0 with 1 rules applied. Total rules applied 80 place count 99 transition count 239
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 81 place count 98 transition count 238
Iterating global reduction 0 with 1 rules applied. Total rules applied 82 place count 98 transition count 238
Applied a total of 82 rules in 13 ms. Remains 98 /139 variables (removed 41) and now considering 238/279 (removed 41) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 13 ms. Remains : 98/139 places, 238/279 transitions.
[2023-03-09 09:56:02] [INFO ] Flatten gal took : 5 ms
[2023-03-09 09:56:02] [INFO ] Flatten gal took : 6 ms
[2023-03-09 09:56:02] [INFO ] Input system was already deterministic with 238 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 139/139 places, 279/279 transitions.
Graph (trivial) has 273 edges and 139 vertex of which 134 / 139 are part of one of the 2 SCC in 3 ms
Free SCC test removed 132 places
Ensure Unique test removed 269 transitions
Reduce isomorphic transitions removed 269 transitions.
Applied a total of 1 rules in 8 ms. Remains 7 /139 variables (removed 132) and now considering 10/279 (removed 269) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 8 ms. Remains : 7/139 places, 10/279 transitions.
[2023-03-09 09:56:02] [INFO ] Flatten gal took : 0 ms
[2023-03-09 09:56:02] [INFO ] Flatten gal took : 0 ms
[2023-03-09 09:56:02] [INFO ] Input system was already deterministic with 10 transitions.
Starting structural reductions in LTL mode, iteration 0 : 139/139 places, 279/279 transitions.
Discarding 14 places :
Symmetric choice reduction at 0 with 14 rule applications. Total rules 14 place count 125 transition count 265
Iterating global reduction 0 with 14 rules applied. Total rules applied 28 place count 125 transition count 265
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 36 place count 117 transition count 257
Iterating global reduction 0 with 8 rules applied. Total rules applied 44 place count 117 transition count 257
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 47 place count 114 transition count 254
Iterating global reduction 0 with 3 rules applied. Total rules applied 50 place count 114 transition count 254
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 53 place count 111 transition count 251
Iterating global reduction 0 with 3 rules applied. Total rules applied 56 place count 111 transition count 251
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 58 place count 109 transition count 249
Iterating global reduction 0 with 2 rules applied. Total rules applied 60 place count 109 transition count 249
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 62 place count 107 transition count 247
Iterating global reduction 0 with 2 rules applied. Total rules applied 64 place count 107 transition count 247
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 65 place count 106 transition count 246
Iterating global reduction 0 with 1 rules applied. Total rules applied 66 place count 106 transition count 246
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 67 place count 105 transition count 245
Iterating global reduction 0 with 1 rules applied. Total rules applied 68 place count 105 transition count 245
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 69 place count 104 transition count 244
Iterating global reduction 0 with 1 rules applied. Total rules applied 70 place count 104 transition count 244
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 71 place count 103 transition count 243
Iterating global reduction 0 with 1 rules applied. Total rules applied 72 place count 103 transition count 243
Applied a total of 72 rules in 15 ms. Remains 103 /139 variables (removed 36) and now considering 243/279 (removed 36) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 15 ms. Remains : 103/139 places, 243/279 transitions.
[2023-03-09 09:56:02] [INFO ] Flatten gal took : 6 ms
[2023-03-09 09:56:02] [INFO ] Flatten gal took : 6 ms
[2023-03-09 09:56:02] [INFO ] Input system was already deterministic with 243 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 139/139 places, 279/279 transitions.
Graph (trivial) has 277 edges and 139 vertex of which 138 / 139 are part of one of the 2 SCC in 1 ms
Free SCC test removed 136 places
Ensure Unique test removed 275 transitions
Reduce isomorphic transitions removed 275 transitions.
Reduce places removed 1 places and 0 transitions.
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 2 transition count 3
Applied a total of 2 rules in 3 ms. Remains 2 /139 variables (removed 137) and now considering 3/279 (removed 276) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 3 ms. Remains : 2/139 places, 3/279 transitions.
[2023-03-09 09:56:02] [INFO ] Flatten gal took : 1 ms
[2023-03-09 09:56:02] [INFO ] Flatten gal took : 0 ms
[2023-03-09 09:56:02] [INFO ] Input system was already deterministic with 3 transitions.
Starting structural reductions in LTL mode, iteration 0 : 139/139 places, 279/279 transitions.
Discarding 13 places :
Symmetric choice reduction at 0 with 13 rule applications. Total rules 13 place count 126 transition count 266
Iterating global reduction 0 with 13 rules applied. Total rules applied 26 place count 126 transition count 266
Discarding 8 places :
Symmetric choice reduction at 0 with 8 rule applications. Total rules 34 place count 118 transition count 258
Iterating global reduction 0 with 8 rules applied. Total rules applied 42 place count 118 transition count 258
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 46 place count 114 transition count 254
Iterating global reduction 0 with 4 rules applied. Total rules applied 50 place count 114 transition count 254
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 54 place count 110 transition count 250
Iterating global reduction 0 with 4 rules applied. Total rules applied 58 place count 110 transition count 250
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 60 place count 108 transition count 248
Iterating global reduction 0 with 2 rules applied. Total rules applied 62 place count 108 transition count 248
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 64 place count 106 transition count 246
Iterating global reduction 0 with 2 rules applied. Total rules applied 66 place count 106 transition count 246
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 67 place count 105 transition count 245
Iterating global reduction 0 with 1 rules applied. Total rules applied 68 place count 105 transition count 245
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 69 place count 104 transition count 244
Iterating global reduction 0 with 1 rules applied. Total rules applied 70 place count 104 transition count 244
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 71 place count 103 transition count 243
Iterating global reduction 0 with 1 rules applied. Total rules applied 72 place count 103 transition count 243
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 73 place count 102 transition count 242
Iterating global reduction 0 with 1 rules applied. Total rules applied 74 place count 102 transition count 242
Applied a total of 74 rules in 14 ms. Remains 102 /139 variables (removed 37) and now considering 242/279 (removed 37) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 14 ms. Remains : 102/139 places, 242/279 transitions.
[2023-03-09 09:56:02] [INFO ] Flatten gal took : 6 ms
[2023-03-09 09:56:02] [INFO ] Flatten gal took : 5 ms
[2023-03-09 09:56:02] [INFO ] Input system was already deterministic with 242 transitions.
Starting structural reductions in LTL mode, iteration 0 : 139/139 places, 279/279 transitions.
Discarding 15 places :
Symmetric choice reduction at 0 with 15 rule applications. Total rules 15 place count 124 transition count 264
Iterating global reduction 0 with 15 rules applied. Total rules applied 30 place count 124 transition count 264
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 39 place count 115 transition count 255
Iterating global reduction 0 with 9 rules applied. Total rules applied 48 place count 115 transition count 255
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 52 place count 111 transition count 251
Iterating global reduction 0 with 4 rules applied. Total rules applied 56 place count 111 transition count 251
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 60 place count 107 transition count 247
Iterating global reduction 0 with 4 rules applied. Total rules applied 64 place count 107 transition count 247
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 66 place count 105 transition count 245
Iterating global reduction 0 with 2 rules applied. Total rules applied 68 place count 105 transition count 245
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 70 place count 103 transition count 243
Iterating global reduction 0 with 2 rules applied. Total rules applied 72 place count 103 transition count 243
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 73 place count 102 transition count 242
Iterating global reduction 0 with 1 rules applied. Total rules applied 74 place count 102 transition count 242
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 75 place count 101 transition count 241
Iterating global reduction 0 with 1 rules applied. Total rules applied 76 place count 101 transition count 241
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 77 place count 100 transition count 240
Iterating global reduction 0 with 1 rules applied. Total rules applied 78 place count 100 transition count 240
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 79 place count 99 transition count 239
Iterating global reduction 0 with 1 rules applied. Total rules applied 80 place count 99 transition count 239
Applied a total of 80 rules in 12 ms. Remains 99 /139 variables (removed 40) and now considering 239/279 (removed 40) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 12 ms. Remains : 99/139 places, 239/279 transitions.
[2023-03-09 09:56:02] [INFO ] Flatten gal took : 14 ms
[2023-03-09 09:56:02] [INFO ] Flatten gal took : 5 ms
[2023-03-09 09:56:02] [INFO ] Input system was already deterministic with 239 transitions.
Starting structural reductions in LTL mode, iteration 0 : 139/139 places, 279/279 transitions.
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 16 place count 123 transition count 263
Iterating global reduction 0 with 16 rules applied. Total rules applied 32 place count 123 transition count 263
Discarding 9 places :
Symmetric choice reduction at 0 with 9 rule applications. Total rules 41 place count 114 transition count 254
Iterating global reduction 0 with 9 rules applied. Total rules applied 50 place count 114 transition count 254
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 54 place count 110 transition count 250
Iterating global reduction 0 with 4 rules applied. Total rules applied 58 place count 110 transition count 250
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 62 place count 106 transition count 246
Iterating global reduction 0 with 4 rules applied. Total rules applied 66 place count 106 transition count 246
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 68 place count 104 transition count 244
Iterating global reduction 0 with 2 rules applied. Total rules applied 70 place count 104 transition count 244
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 72 place count 102 transition count 242
Iterating global reduction 0 with 2 rules applied. Total rules applied 74 place count 102 transition count 242
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 75 place count 101 transition count 241
Iterating global reduction 0 with 1 rules applied. Total rules applied 76 place count 101 transition count 241
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 77 place count 100 transition count 240
Iterating global reduction 0 with 1 rules applied. Total rules applied 78 place count 100 transition count 240
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 79 place count 99 transition count 239
Iterating global reduction 0 with 1 rules applied. Total rules applied 80 place count 99 transition count 239
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 81 place count 98 transition count 238
Iterating global reduction 0 with 1 rules applied. Total rules applied 82 place count 98 transition count 238
Applied a total of 82 rules in 12 ms. Remains 98 /139 variables (removed 41) and now considering 238/279 (removed 41) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 12 ms. Remains : 98/139 places, 238/279 transitions.
[2023-03-09 09:56:02] [INFO ] Flatten gal took : 5 ms
[2023-03-09 09:56:02] [INFO ] Flatten gal took : 5 ms
[2023-03-09 09:56:02] [INFO ] Input system was already deterministic with 238 transitions.
[2023-03-09 09:56:02] [INFO ] Flatten gal took : 6 ms
[2023-03-09 09:56:02] [INFO ] Flatten gal took : 6 ms
[2023-03-09 09:56:02] [INFO ] Export to MCC of 9 properties in file /home/mcc/execution/CTLCardinality.sr.xml took 1 ms.
[2023-03-09 09:56:02] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 139 places, 279 transitions and 558 arcs took 3 ms.
Total runtime 2163 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT BART-PT-002
BK_EXAMINATION: CTLCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/382
FORMULA BART-PT-002-CTLCardinality-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-PT-002-CTLCardinality-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-PT-002-CTLCardinality-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-PT-002-CTLCardinality-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-PT-002-CTLCardinality-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678355839964
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
++ sed s/.jar//
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/382/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/382/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/382/CTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:207
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:287
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 26 (type CNST) for 21 BART-PT-002-CTLCardinality-14
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 26 (type CNST) for BART-PT-002-CTLCardinality-14
lola: result : false
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 1 (type EXCL) for 0 BART-PT-002-CTLCardinality-01
lola: time limit : 400 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:776
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: FINISHED task # 1 (type EXCL) for BART-PT-002-CTLCardinality-01
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 BART-PT-002-CTLCardinality-04
lola: time limit : 450 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 7 (type EXCL) for BART-PT-002-CTLCardinality-04
lola: result : false
lola: markings : 35
lola: fired transitions : 36
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 24 (type EXCL) for 21 BART-PT-002-CTLCardinality-14
lola: time limit : 514 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 35 (type FNDP) for 28 BART-PT-002-CTLCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: FINISHED task # 24 (type EXCL) for BART-PT-002-CTLCardinality-14
lola: result : true
lola: markings : 4830
lola: fired transitions : 19391
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 BART-PT-002-CTLCardinality-13
lola: time limit : 600 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for BART-PT-002-CTLCardinality-13
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 BART-PT-002-CTLCardinality-09
lola: time limit : 720 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for BART-PT-002-CTLCardinality-09
lola: result : false
lola: markings : 1047
lola: fired transitions : 1119
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 34 (type EXCL) for 28 BART-PT-002-CTLCardinality-15
lola: time limit : 900 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-002-CTLCardinality-01: CTL false CTL model checker
BART-PT-002-CTLCardinality-04: CTL false CTL model checker
BART-PT-002-CTLCardinality-09: CTL false CTL model checker
BART-PT-002-CTLCardinality-13: CTL false CTL model checker
BART-PT-002-CTLCardinality-14: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-002-CTLCardinality-03: F 0 1 0 0 1 0 0 0
BART-PT-002-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BART-PT-002-CTLCardinality-10: F 0 1 0 0 1 0 0 0
BART-PT-002-CTLCardinality-15: AG NODL 0 0 2 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 EF DL EXCL 5/900 1/32 BART-PT-002-CTLCardinality-15 34248943 m, 6849788 m/sec, 34248942 t fired, .
35 EF DL FNDP 5/3600 0/5 BART-PT-002-CTLCardinality-15 108348224 t fired, 109 attempts, .
Time elapsed: 5 secs. Pages in use: 1
# running tasks: 2 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-002-CTLCardinality-01: CTL false CTL model checker
BART-PT-002-CTLCardinality-04: CTL false CTL model checker
BART-PT-002-CTLCardinality-09: CTL false CTL model checker
BART-PT-002-CTLCardinality-13: CTL false CTL model checker
BART-PT-002-CTLCardinality-14: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-002-CTLCardinality-03: F 0 1 0 0 1 0 0 0
BART-PT-002-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BART-PT-002-CTLCardinality-10: F 0 1 0 0 1 0 0 0
BART-PT-002-CTLCardinality-15: AG NODL 0 0 2 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 EF DL EXCL 10/900 1/32 BART-PT-002-CTLCardinality-15 69861568 m, 7122525 m/sec, 69861568 t fired, .
35 EF DL FNDP 10/3600 0/5 BART-PT-002-CTLCardinality-15 219416625 t fired, 220 attempts, .
Time elapsed: 10 secs. Pages in use: 1
# running tasks: 2 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-002-CTLCardinality-01: CTL false CTL model checker
BART-PT-002-CTLCardinality-04: CTL false CTL model checker
BART-PT-002-CTLCardinality-09: CTL false CTL model checker
BART-PT-002-CTLCardinality-13: CTL false CTL model checker
BART-PT-002-CTLCardinality-14: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-002-CTLCardinality-03: F 0 1 0 0 1 0 0 0
BART-PT-002-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BART-PT-002-CTLCardinality-10: F 0 1 0 0 1 0 0 0
BART-PT-002-CTLCardinality-15: AG NODL 0 0 2 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 EF DL EXCL 15/900 1/32 BART-PT-002-CTLCardinality-15 105499373 m, 7127561 m/sec, 105499372 t fired, .
35 EF DL FNDP 15/3600 0/5 BART-PT-002-CTLCardinality-15 330686070 t fired, 331 attempts, .
Time elapsed: 15 secs. Pages in use: 1
# running tasks: 2 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-002-CTLCardinality-01: CTL false CTL model checker
BART-PT-002-CTLCardinality-04: CTL false CTL model checker
BART-PT-002-CTLCardinality-09: CTL false CTL model checker
BART-PT-002-CTLCardinality-13: CTL false CTL model checker
BART-PT-002-CTLCardinality-14: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-002-CTLCardinality-03: F 0 1 0 0 1 0 0 0
BART-PT-002-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BART-PT-002-CTLCardinality-10: F 0 1 0 0 1 0 0 0
BART-PT-002-CTLCardinality-15: AG NODL 0 0 2 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 EF DL EXCL 20/900 1/32 BART-PT-002-CTLCardinality-15 141035915 m, 7107308 m/sec, 141035915 t fired, .
35 EF DL FNDP 20/3600 0/5 BART-PT-002-CTLCardinality-15 441416005 t fired, 442 attempts, .
Time elapsed: 20 secs. Pages in use: 1
# running tasks: 2 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-002-CTLCardinality-01: CTL false CTL model checker
BART-PT-002-CTLCardinality-04: CTL false CTL model checker
BART-PT-002-CTLCardinality-09: CTL false CTL model checker
BART-PT-002-CTLCardinality-13: CTL false CTL model checker
BART-PT-002-CTLCardinality-14: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-002-CTLCardinality-03: F 0 1 0 0 1 0 0 0
BART-PT-002-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BART-PT-002-CTLCardinality-10: F 0 1 0 0 1 0 0 0
BART-PT-002-CTLCardinality-15: AG NODL 0 0 2 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 EF DL EXCL 25/900 1/32 BART-PT-002-CTLCardinality-15 176994279 m, 7191672 m/sec, 176994278 t fired, .
35 EF DL FNDP 25/3600 0/5 BART-PT-002-CTLCardinality-15 552398730 t fired, 553 attempts, .
Time elapsed: 25 secs. Pages in use: 1
# running tasks: 2 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-002-CTLCardinality-01: CTL false CTL model checker
BART-PT-002-CTLCardinality-04: CTL false CTL model checker
BART-PT-002-CTLCardinality-09: CTL false CTL model checker
BART-PT-002-CTLCardinality-13: CTL false CTL model checker
BART-PT-002-CTLCardinality-14: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-002-CTLCardinality-03: F 0 1 0 0 1 0 0 0
BART-PT-002-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BART-PT-002-CTLCardinality-10: F 0 1 0 0 1 0 0 0
BART-PT-002-CTLCardinality-15: AG NODL 0 0 2 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 EF DL EXCL 30/900 1/32 BART-PT-002-CTLCardinality-15 213108724 m, 7222889 m/sec, 213108724 t fired, .
35 EF DL FNDP 30/3600 0/5 BART-PT-002-CTLCardinality-15 662992538 t fired, 663 attempts, .
Time elapsed: 30 secs. Pages in use: 1
# running tasks: 2 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-002-CTLCardinality-01: CTL false CTL model checker
BART-PT-002-CTLCardinality-04: CTL false CTL model checker
BART-PT-002-CTLCardinality-09: CTL false CTL model checker
BART-PT-002-CTLCardinality-13: CTL false CTL model checker
BART-PT-002-CTLCardinality-14: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-002-CTLCardinality-03: F 0 1 0 0 1 0 0 0
BART-PT-002-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BART-PT-002-CTLCardinality-10: F 0 1 0 0 1 0 0 0
BART-PT-002-CTLCardinality-15: AG NODL 0 0 2 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 EF DL EXCL 35/900 1/32 BART-PT-002-CTLCardinality-15 248341448 m, 7046544 m/sec, 248341448 t fired, .
35 EF DL FNDP 35/3600 0/5 BART-PT-002-CTLCardinality-15 773950188 t fired, 774 attempts, .
Time elapsed: 35 secs. Pages in use: 1
# running tasks: 2 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-002-CTLCardinality-01: CTL false CTL model checker
BART-PT-002-CTLCardinality-04: CTL false CTL model checker
BART-PT-002-CTLCardinality-09: CTL false CTL model checker
BART-PT-002-CTLCardinality-13: CTL false CTL model checker
BART-PT-002-CTLCardinality-14: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-002-CTLCardinality-03: F 0 1 0 0 1 0 0 0
BART-PT-002-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BART-PT-002-CTLCardinality-10: F 0 1 0 0 1 0 0 0
BART-PT-002-CTLCardinality-15: AG NODL 0 0 2 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 EF DL EXCL 40/900 1/32 BART-PT-002-CTLCardinality-15 284154184 m, 7162547 m/sec, 284154183 t fired, .
35 EF DL FNDP 40/3600 0/5 BART-PT-002-CTLCardinality-15 884748059 t fired, 885 attempts, .
Time elapsed: 40 secs. Pages in use: 1
# running tasks: 2 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-002-CTLCardinality-01: CTL false CTL model checker
BART-PT-002-CTLCardinality-04: CTL false CTL model checker
BART-PT-002-CTLCardinality-09: CTL false CTL model checker
BART-PT-002-CTLCardinality-13: CTL false CTL model checker
BART-PT-002-CTLCardinality-14: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-002-CTLCardinality-03: F 0 1 0 0 1 0 0 0
BART-PT-002-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BART-PT-002-CTLCardinality-10: F 0 1 0 0 1 0 0 0
BART-PT-002-CTLCardinality-15: AG NODL 0 0 2 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 EF DL EXCL 45/900 1/32 BART-PT-002-CTLCardinality-15 319476361 m, 7064435 m/sec, 319476360 t fired, .
35 EF DL FNDP 45/3600 0/5 BART-PT-002-CTLCardinality-15 994621585 t fired, 995 attempts, .
Time elapsed: 45 secs. Pages in use: 1
# running tasks: 2 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-002-CTLCardinality-01: CTL false CTL model checker
BART-PT-002-CTLCardinality-04: CTL false CTL model checker
BART-PT-002-CTLCardinality-09: CTL false CTL model checker
BART-PT-002-CTLCardinality-13: CTL false CTL model checker
BART-PT-002-CTLCardinality-14: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-002-CTLCardinality-03: F 0 1 0 0 1 0 0 0
BART-PT-002-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BART-PT-002-CTLCardinality-10: F 0 1 0 0 1 0 0 0
BART-PT-002-CTLCardinality-15: AG NODL 0 0 2 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 EF DL EXCL 50/900 1/32 BART-PT-002-CTLCardinality-15 343366153 m, 4777958 m/sec, 343366152 t fired, .
35 EF DL FNDP 50/3600 0/5 BART-PT-002-CTLCardinality-15 1105970667 t fired, 1106 attempts, .
Time elapsed: 51 secs. Pages in use: 1
# running tasks: 2 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-002-CTLCardinality-01: CTL false CTL model checker
BART-PT-002-CTLCardinality-04: CTL false CTL model checker
BART-PT-002-CTLCardinality-09: CTL false CTL model checker
BART-PT-002-CTLCardinality-13: CTL false CTL model checker
BART-PT-002-CTLCardinality-14: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-002-CTLCardinality-03: F 0 1 0 0 1 0 0 0
BART-PT-002-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BART-PT-002-CTLCardinality-10: F 0 1 0 0 1 0 0 0
BART-PT-002-CTLCardinality-15: AG NODL 0 0 2 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 EF DL EXCL 56/900 1/32 BART-PT-002-CTLCardinality-15 360689793 m, 3464728 m/sec, 360689793 t fired, .
35 EF DL FNDP 56/3600 0/5 BART-PT-002-CTLCardinality-15 1197150790 t fired, 1198 attempts, .
Time elapsed: 56 secs. Pages in use: 1
# running tasks: 2 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-002-CTLCardinality-01: CTL false CTL model checker
BART-PT-002-CTLCardinality-04: CTL false CTL model checker
BART-PT-002-CTLCardinality-09: CTL false CTL model checker
BART-PT-002-CTLCardinality-13: CTL false CTL model checker
BART-PT-002-CTLCardinality-14: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-002-CTLCardinality-03: F 0 1 0 0 1 0 0 0
BART-PT-002-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BART-PT-002-CTLCardinality-10: F 0 1 0 0 1 0 0 0
BART-PT-002-CTLCardinality-15: AG NODL 0 0 2 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 EF DL EXCL 61/900 1/32 BART-PT-002-CTLCardinality-15 377710905 m, 3404222 m/sec, 377710904 t fired, .
35 EF DL FNDP 61/3600 0/5 BART-PT-002-CTLCardinality-15 1289805662 t fired, 1290 attempts, .
Time elapsed: 61 secs. Pages in use: 1
# running tasks: 2 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-002-CTLCardinality-01: CTL false CTL model checker
BART-PT-002-CTLCardinality-04: CTL false CTL model checker
BART-PT-002-CTLCardinality-09: CTL false CTL model checker
BART-PT-002-CTLCardinality-13: CTL false CTL model checker
BART-PT-002-CTLCardinality-14: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-002-CTLCardinality-03: F 0 1 0 0 1 0 0 0
BART-PT-002-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BART-PT-002-CTLCardinality-10: F 0 1 0 0 1 0 0 0
BART-PT-002-CTLCardinality-15: AG NODL 0 0 2 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 EF DL EXCL 66/900 1/32 BART-PT-002-CTLCardinality-15 398976151 m, 4253049 m/sec, 398976151 t fired, .
35 EF DL FNDP 66/3600 0/5 BART-PT-002-CTLCardinality-15 1385458890 t fired, 1386 attempts, .
Time elapsed: 66 secs. Pages in use: 1
# running tasks: 2 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-002-CTLCardinality-01: CTL false CTL model checker
BART-PT-002-CTLCardinality-04: CTL false CTL model checker
BART-PT-002-CTLCardinality-09: CTL false CTL model checker
BART-PT-002-CTLCardinality-13: CTL false CTL model checker
BART-PT-002-CTLCardinality-14: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-002-CTLCardinality-03: F 0 1 0 0 1 0 0 0
BART-PT-002-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BART-PT-002-CTLCardinality-10: F 0 1 0 0 1 0 0 0
BART-PT-002-CTLCardinality-15: AG NODL 0 0 2 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 EF DL EXCL 71/900 1/32 BART-PT-002-CTLCardinality-15 406466726 m, 1498115 m/sec, 406466725 t fired, .
35 EF DL FNDP 71/3600 0/5 BART-PT-002-CTLCardinality-15 1490320266 t fired, 1491 attempts, .
Time elapsed: 71 secs. Pages in use: 1
# running tasks: 2 of 4 Visible: 9
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-PT-002-CTLCardinality-01: CTL false CTL model checker
BART-PT-002-CTLCardinality-04: CTL false CTL model checker
BART-PT-002-CTLCardinality-09: CTL false CTL model checker
BART-PT-002-CTLCardinality-13: CTL false CTL model checker
BART-PT-002-CTLCardinality-14: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-PT-002-CTLCardinality-03: F 0 1 0 0 1 0 0 0
BART-PT-002-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
BART-PT-002-CTLCardinality-10: F 0 1 0 0 1 0 0 0
BART-PT-002-CTLCardinality-15: AG NODL 0 0 2 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
34 EF DL EXCL 76/900 1/32 BART-PT-002-CTLCardinality-15 425605315 m, 3827717 m/sec, 425605315 t fired, .
35 EF DL FNDP 76/3600 0/5 BART-PT-002-CTLCardinality-15 1583519406 t fired, 1584 attempts, .
Time elapsed: 76 secs. Pages in use: 1
# running tasks: 2 of 4 Visible: 9
/home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin//../BenchKit_head.sh: line 63: 485 Killed lola --conf=$BIN_DIR/configfiles/ctlcardinalityconf --formula=$DIR/CTLCardinality.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="BART-PT-002"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is BART-PT-002, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r007-oct2-167813596000753"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/BART-PT-002.tgz
mv BART-PT-002 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;