fond
Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r007-oct2-167813595800625
Last Updated
May 14, 2023

About the Execution of LoLa+red for AutonomousCar-PT-07a

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
777.852 79505.00 92927.00 47.70 FFT?FTFFFTFTTFFT normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r007-oct2-167813595800625.qcow2', fmt=qcow2 cluster_size=65536 extended_l2=off compression_type=zlib size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 backing_fmt=qcow2 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.........................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is AutonomousCar-PT-07a, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r007-oct2-167813595800625
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 712K
-rw-r--r-- 1 mcc users 6.0K Feb 25 12:52 CTLCardinality.txt
-rw-r--r-- 1 mcc users 63K Feb 25 12:52 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.6K Feb 25 12:52 CTLFireability.txt
-rw-r--r-- 1 mcc users 39K Feb 25 12:52 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.6K Feb 25 15:34 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 15:34 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Feb 25 15:34 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 15:34 LTLFireability.xml
-rw-r--r-- 1 mcc users 15K Feb 25 12:54 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 165K Feb 25 12:54 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.3K Feb 25 12:53 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 50K Feb 25 12:53 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 15:34 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 15:34 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 276K Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME AutonomousCar-PT-07a-CTLCardinality-00
FORMULA_NAME AutonomousCar-PT-07a-CTLCardinality-01
FORMULA_NAME AutonomousCar-PT-07a-CTLCardinality-02
FORMULA_NAME AutonomousCar-PT-07a-CTLCardinality-03
FORMULA_NAME AutonomousCar-PT-07a-CTLCardinality-04
FORMULA_NAME AutonomousCar-PT-07a-CTLCardinality-05
FORMULA_NAME AutonomousCar-PT-07a-CTLCardinality-06
FORMULA_NAME AutonomousCar-PT-07a-CTLCardinality-07
FORMULA_NAME AutonomousCar-PT-07a-CTLCardinality-08
FORMULA_NAME AutonomousCar-PT-07a-CTLCardinality-09
FORMULA_NAME AutonomousCar-PT-07a-CTLCardinality-10
FORMULA_NAME AutonomousCar-PT-07a-CTLCardinality-11
FORMULA_NAME AutonomousCar-PT-07a-CTLCardinality-12
FORMULA_NAME AutonomousCar-PT-07a-CTLCardinality-13
FORMULA_NAME AutonomousCar-PT-07a-CTLCardinality-14
FORMULA_NAME AutonomousCar-PT-07a-CTLCardinality-15

=== Now, execution of the tool begins

BK_START 1678351962721

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=AutonomousCar-PT-07a
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-09 08:52:45] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLCardinality, -timeout, 360, -rebuildPNML]
[2023-03-09 08:52:45] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-09 08:52:45] [INFO ] Load time of PNML (sax parser for PT used): 144 ms
[2023-03-09 08:52:45] [INFO ] Transformed 73 places.
[2023-03-09 08:52:45] [INFO ] Transformed 593 transitions.
[2023-03-09 08:52:45] [INFO ] Found NUPN structural information;
[2023-03-09 08:52:45] [INFO ] Parsed PT model containing 73 places and 593 transitions and 5357 arcs in 320 ms.
Parsed 16 properties from file /home/mcc/execution/CTLCardinality.xml in 16 ms.
Ensure Unique test removed 213 transitions
Reduce redundant transitions removed 213 transitions.
Initial state reduction rules removed 1 formulas.
FORMULA AutonomousCar-PT-07a-CTLCardinality-01 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA AutonomousCar-PT-07a-CTLCardinality-04 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA AutonomousCar-PT-07a-CTLCardinality-06 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA AutonomousCar-PT-07a-CTLCardinality-12 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 43 out of 73 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 73/73 places, 380/380 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 72 transition count 372
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 72 transition count 372
Applied a total of 2 rules in 24 ms. Remains 72 /73 variables (removed 1) and now considering 372/380 (removed 8) transitions.
[2023-03-09 08:52:45] [INFO ] Flow matrix only has 371 transitions (discarded 1 similar events)
// Phase 1: matrix 371 rows 72 cols
[2023-03-09 08:52:45] [INFO ] Computed 12 place invariants in 33 ms
[2023-03-09 08:52:46] [INFO ] Implicit Places using invariants in 882 ms returned [1]
Discarding 1 places :
Implicit Place search using SMT only with invariants took 913 ms to find 1 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 71/73 places, 372/380 transitions.
Applied a total of 0 rules in 2 ms. Remains 71 /71 variables (removed 0) and now considering 372/372 (removed 0) transitions.
Finished structural reductions in LTL mode , in 2 iterations and 940 ms. Remains : 71/73 places, 372/380 transitions.
Support contains 43 out of 71 places after structural reductions.
[2023-03-09 08:52:47] [INFO ] Flatten gal took : 166 ms
[2023-03-09 08:52:47] [INFO ] Flatten gal took : 66 ms
[2023-03-09 08:52:47] [INFO ] Input system was already deterministic with 372 transitions.
Support contains 40 out of 71 places (down from 43) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 558 resets, run finished after 410 ms. (steps per millisecond=24 ) properties (out of 36) seen :33
Incomplete Best-First random walk after 10001 steps, including 59 resets, run finished after 27 ms. (steps per millisecond=370 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 52 resets, run finished after 18 ms. (steps per millisecond=555 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 56 resets, run finished after 14 ms. (steps per millisecond=714 ) properties (out of 3) seen :0
Running SMT prover for 3 properties.
[2023-03-09 08:52:48] [INFO ] Flow matrix only has 371 transitions (discarded 1 similar events)
// Phase 1: matrix 371 rows 71 cols
[2023-03-09 08:52:48] [INFO ] Computed 11 place invariants in 3 ms
[2023-03-09 08:52:48] [INFO ] [Real]Absence check using 11 positive place invariants in 17 ms returned sat
[2023-03-09 08:52:48] [INFO ] After 154ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:3
[2023-03-09 08:52:48] [INFO ] [Nat]Absence check using 11 positive place invariants in 2 ms returned sat
[2023-03-09 08:52:48] [INFO ] After 137ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :3
[2023-03-09 08:52:48] [INFO ] State equation strengthened by 1 read => feed constraints.
[2023-03-09 08:52:48] [INFO ] After 40ms SMT Verify possible using 1 Read/Feed constraints in natural domain returned unsat :0 sat :3
[2023-03-09 08:52:48] [INFO ] After 94ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :3
Attempting to minimize the solution found.
Minimization took 35 ms.
[2023-03-09 08:52:48] [INFO ] After 348ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :3
Fused 3 Parikh solutions to 2 different solutions.
Parikh walk visited 0 properties in 21 ms.
Support contains 3 out of 71 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 71/71 places, 372/372 transitions.
Graph (complete) has 646 edges and 71 vertex of which 70 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.2 ms
Discarding 1 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Drop transitions removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Drop transitions removed 7 transitions
Trivial Post-agglo rules discarded 7 transitions
Performed 7 trivial Post agglomeration. Transition count delta: 7
Iterating post reduction 0 with 9 rules applied. Total rules applied 10 place count 70 transition count 362
Reduce places removed 7 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 1 with 8 rules applied. Total rules applied 18 place count 63 transition count 361
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 2 with 1 rules applied. Total rules applied 19 place count 62 transition count 361
Discarding 6 places :
Symmetric choice reduction at 3 with 6 rule applications. Total rules 25 place count 56 transition count 313
Iterating global reduction 3 with 6 rules applied. Total rules applied 31 place count 56 transition count 313
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 3 with 4 rules applied. Total rules applied 35 place count 54 transition count 311
Free-agglomeration rule applied 7 times.
Iterating global reduction 3 with 7 rules applied. Total rules applied 42 place count 54 transition count 304
Reduce places removed 7 places and 0 transitions.
Ensure Unique test removed 42 transitions
Reduce isomorphic transitions removed 42 transitions.
Iterating post reduction 3 with 49 rules applied. Total rules applied 91 place count 47 transition count 262
Partial Free-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 4 with 1 rules applied. Total rules applied 92 place count 47 transition count 262
Applied a total of 92 rules in 145 ms. Remains 47 /71 variables (removed 24) and now considering 262/372 (removed 110) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 145 ms. Remains : 47/71 places, 262/372 transitions.
Incomplete random walk after 10000 steps, including 137 resets, run finished after 82 ms. (steps per millisecond=121 ) properties (out of 3) seen :2
Incomplete Best-First random walk after 10001 steps, including 3 resets, run finished after 25 ms. (steps per millisecond=400 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
// Phase 1: matrix 262 rows 47 cols
[2023-03-09 08:52:48] [INFO ] Computed 11 place invariants in 2 ms
[2023-03-09 08:52:48] [INFO ] After 38ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-09 08:52:49] [INFO ] [Nat]Absence check using 11 positive place invariants in 47 ms returned sat
[2023-03-09 08:52:49] [INFO ] After 130ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-09 08:52:49] [INFO ] State equation strengthened by 1 read => feed constraints.
[2023-03-09 08:52:49] [INFO ] After 14ms SMT Verify possible using 1 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-09 08:52:49] [INFO ] After 31ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 22 ms.
[2023-03-09 08:52:49] [INFO ] After 381ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 3 ms.
Support contains 2 out of 47 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 47/47 places, 262/262 transitions.
Graph (complete) has 521 edges and 47 vertex of which 46 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.0 ms
Discarding 1 places :
Also discarding 0 output transitions
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 2 place count 46 transition count 261
Applied a total of 2 rules in 14 ms. Remains 46 /47 variables (removed 1) and now considering 261/262 (removed 1) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 14 ms. Remains : 46/47 places, 261/262 transitions.
Incomplete random walk after 10000 steps, including 17 resets, run finished after 49 ms. (steps per millisecond=204 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 5 resets, run finished after 10 ms. (steps per millisecond=1000 ) properties (out of 1) seen :0
Finished probabilistic random walk after 11114 steps, run visited all 1 properties in 57 ms. (steps per millisecond=194 )
Probabilistic random walk after 11114 steps, saw 3234 distinct states, run finished after 57 ms. (steps per millisecond=194 ) properties seen :1
[2023-03-09 08:52:49] [INFO ] Flatten gal took : 41 ms
[2023-03-09 08:52:49] [INFO ] Flatten gal took : 36 ms
[2023-03-09 08:52:49] [INFO ] Input system was already deterministic with 372 transitions.
Computed a total of 2 stabilizing places and 2 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 71/71 places, 372/372 transitions.
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 7 place count 64 transition count 323
Iterating global reduction 0 with 7 rules applied. Total rules applied 14 place count 64 transition count 323
Applied a total of 14 rules in 18 ms. Remains 64 /71 variables (removed 7) and now considering 323/372 (removed 49) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 19 ms. Remains : 64/71 places, 323/372 transitions.
[2023-03-09 08:52:49] [INFO ] Flatten gal took : 33 ms
[2023-03-09 08:52:49] [INFO ] Flatten gal took : 24 ms
[2023-03-09 08:52:49] [INFO ] Input system was already deterministic with 323 transitions.
Starting structural reductions in LTL mode, iteration 0 : 71/71 places, 372/372 transitions.
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 6 place count 65 transition count 324
Iterating global reduction 0 with 6 rules applied. Total rules applied 12 place count 65 transition count 324
Applied a total of 12 rules in 4 ms. Remains 65 /71 variables (removed 6) and now considering 324/372 (removed 48) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 65/71 places, 324/372 transitions.
[2023-03-09 08:52:49] [INFO ] Flatten gal took : 50 ms
[2023-03-09 08:52:50] [INFO ] Flatten gal took : 44 ms
[2023-03-09 08:52:50] [INFO ] Input system was already deterministic with 324 transitions.
Starting structural reductions in LTL mode, iteration 0 : 71/71 places, 372/372 transitions.
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 6 place count 65 transition count 331
Iterating global reduction 0 with 6 rules applied. Total rules applied 12 place count 65 transition count 331
Applied a total of 12 rules in 4 ms. Remains 65 /71 variables (removed 6) and now considering 331/372 (removed 41) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 14 ms. Remains : 65/71 places, 331/372 transitions.
[2023-03-09 08:52:50] [INFO ] Flatten gal took : 38 ms
[2023-03-09 08:52:50] [INFO ] Flatten gal took : 36 ms
[2023-03-09 08:52:50] [INFO ] Input system was already deterministic with 331 transitions.
Starting structural reductions in LTL mode, iteration 0 : 71/71 places, 372/372 transitions.
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 6 place count 65 transition count 331
Iterating global reduction 0 with 6 rules applied. Total rules applied 12 place count 65 transition count 331
Applied a total of 12 rules in 3 ms. Remains 65 /71 variables (removed 6) and now considering 331/372 (removed 41) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 65/71 places, 331/372 transitions.
[2023-03-09 08:52:50] [INFO ] Flatten gal took : 20 ms
[2023-03-09 08:52:50] [INFO ] Flatten gal took : 21 ms
[2023-03-09 08:52:50] [INFO ] Input system was already deterministic with 331 transitions.
Starting structural reductions in LTL mode, iteration 0 : 71/71 places, 372/372 transitions.
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 7 place count 64 transition count 323
Iterating global reduction 0 with 7 rules applied. Total rules applied 14 place count 64 transition count 323
Applied a total of 14 rules in 3 ms. Remains 64 /71 variables (removed 7) and now considering 323/372 (removed 49) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 64/71 places, 323/372 transitions.
[2023-03-09 08:52:50] [INFO ] Flatten gal took : 19 ms
[2023-03-09 08:52:50] [INFO ] Flatten gal took : 21 ms
[2023-03-09 08:52:50] [INFO ] Input system was already deterministic with 323 transitions.
Starting structural reductions in LTL mode, iteration 0 : 71/71 places, 372/372 transitions.
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 5 place count 66 transition count 339
Iterating global reduction 0 with 5 rules applied. Total rules applied 10 place count 66 transition count 339
Applied a total of 10 rules in 7 ms. Remains 66 /71 variables (removed 5) and now considering 339/372 (removed 33) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 66/71 places, 339/372 transitions.
[2023-03-09 08:52:50] [INFO ] Flatten gal took : 26 ms
[2023-03-09 08:52:50] [INFO ] Flatten gal took : 22 ms
[2023-03-09 08:52:50] [INFO ] Input system was already deterministic with 339 transitions.
Starting structural reductions in LTL mode, iteration 0 : 71/71 places, 372/372 transitions.
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 7 place count 64 transition count 323
Iterating global reduction 0 with 7 rules applied. Total rules applied 14 place count 64 transition count 323
Applied a total of 14 rules in 4 ms. Remains 64 /71 variables (removed 7) and now considering 323/372 (removed 49) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 64/71 places, 323/372 transitions.
[2023-03-09 08:52:50] [INFO ] Flatten gal took : 19 ms
[2023-03-09 08:52:50] [INFO ] Flatten gal took : 20 ms
[2023-03-09 08:52:50] [INFO ] Input system was already deterministic with 323 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 71/71 places, 372/372 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 6 transitions
Trivial Post-agglo rules discarded 6 transitions
Performed 6 trivial Post agglomeration. Transition count delta: 6
Iterating post reduction 0 with 6 rules applied. Total rules applied 6 place count 70 transition count 365
Reduce places removed 6 places and 0 transitions.
Iterating post reduction 1 with 6 rules applied. Total rules applied 12 place count 64 transition count 365
Discarding 5 places :
Symmetric choice reduction at 2 with 5 rule applications. Total rules 17 place count 59 transition count 332
Iterating global reduction 2 with 5 rules applied. Total rules applied 22 place count 59 transition count 332
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 24 place count 58 transition count 331
Applied a total of 24 rules in 37 ms. Remains 58 /71 variables (removed 13) and now considering 331/372 (removed 41) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 37 ms. Remains : 58/71 places, 331/372 transitions.
[2023-03-09 08:52:50] [INFO ] Flatten gal took : 21 ms
[2023-03-09 08:52:50] [INFO ] Flatten gal took : 36 ms
[2023-03-09 08:52:50] [INFO ] Input system was already deterministic with 331 transitions.
Starting structural reductions in LTL mode, iteration 0 : 71/71 places, 372/372 transitions.
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 6 place count 65 transition count 331
Iterating global reduction 0 with 6 rules applied. Total rules applied 12 place count 65 transition count 331
Applied a total of 12 rules in 3 ms. Remains 65 /71 variables (removed 6) and now considering 331/372 (removed 41) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 65/71 places, 331/372 transitions.
[2023-03-09 08:52:50] [INFO ] Flatten gal took : 22 ms
[2023-03-09 08:52:50] [INFO ] Flatten gal took : 20 ms
[2023-03-09 08:52:51] [INFO ] Input system was already deterministic with 331 transitions.
Starting structural reductions in LTL mode, iteration 0 : 71/71 places, 372/372 transitions.
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 7 place count 64 transition count 323
Iterating global reduction 0 with 7 rules applied. Total rules applied 14 place count 64 transition count 323
Applied a total of 14 rules in 3 ms. Remains 64 /71 variables (removed 7) and now considering 323/372 (removed 49) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 64/71 places, 323/372 transitions.
[2023-03-09 08:52:51] [INFO ] Flatten gal took : 19 ms
[2023-03-09 08:52:51] [INFO ] Flatten gal took : 19 ms
[2023-03-09 08:52:51] [INFO ] Input system was already deterministic with 323 transitions.
Starting structural reductions in LTL mode, iteration 0 : 71/71 places, 372/372 transitions.
Discarding 6 places :
Symmetric choice reduction at 0 with 6 rule applications. Total rules 6 place count 65 transition count 324
Iterating global reduction 0 with 6 rules applied. Total rules applied 12 place count 65 transition count 324
Applied a total of 12 rules in 3 ms. Remains 65 /71 variables (removed 6) and now considering 324/372 (removed 48) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 65/71 places, 324/372 transitions.
[2023-03-09 08:52:51] [INFO ] Flatten gal took : 44 ms
[2023-03-09 08:52:51] [INFO ] Flatten gal took : 24 ms
[2023-03-09 08:52:51] [INFO ] Input system was already deterministic with 324 transitions.
Starting structural reductions in LTL mode, iteration 0 : 71/71 places, 372/372 transitions.
Discarding 7 places :
Symmetric choice reduction at 0 with 7 rule applications. Total rules 7 place count 64 transition count 323
Iterating global reduction 0 with 7 rules applied. Total rules applied 14 place count 64 transition count 323
Applied a total of 14 rules in 2 ms. Remains 64 /71 variables (removed 7) and now considering 323/372 (removed 49) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 64/71 places, 323/372 transitions.
[2023-03-09 08:52:51] [INFO ] Flatten gal took : 31 ms
[2023-03-09 08:52:51] [INFO ] Flatten gal took : 19 ms
[2023-03-09 08:52:51] [INFO ] Input system was already deterministic with 323 transitions.
[2023-03-09 08:52:51] [INFO ] Flatten gal took : 25 ms
[2023-03-09 08:52:51] [INFO ] Flatten gal took : 25 ms
[2023-03-09 08:52:51] [INFO ] Export to MCC of 12 properties in file /home/mcc/execution/CTLCardinality.sr.xml took 2 ms.
[2023-03-09 08:52:51] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 71 places, 372 transitions and 3314 arcs took 4 ms.
Total runtime 6250 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT AutonomousCar-PT-07a
BK_EXAMINATION: CTLCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/378

FORMULA AutonomousCar-PT-07a-CTLCardinality-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AutonomousCar-PT-07a-CTLCardinality-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AutonomousCar-PT-07a-CTLCardinality-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AutonomousCar-PT-07a-CTLCardinality-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AutonomousCar-PT-07a-CTLCardinality-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AutonomousCar-PT-07a-CTLCardinality-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AutonomousCar-PT-07a-CTLCardinality-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AutonomousCar-PT-07a-CTLCardinality-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AutonomousCar-PT-07a-CTLCardinality-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AutonomousCar-PT-07a-CTLCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AutonomousCar-PT-07a-CTLCardinality-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678352042226

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/378/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/378/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/378/CTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:287
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:203
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 22 (type EXCL) for 21 AutonomousCar-PT-07a-CTLCardinality-10
lola: time limit : 300 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for AutonomousCar-PT-07a-CTLCardinality-10
lola: result : false
lola: markings : 17
lola: fired transitions : 20
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 7 (type EXCL) for 6 AutonomousCar-PT-07a-CTLCardinality-03
lola: time limit : 327 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:715
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLCardinality-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-02: EXEG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-03: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-09: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 4/327 3/32 AutonomousCar-PT-07a-CTLCardinality-03 614890 m, 122978 m/sec, 5809339 t fired, .

Time elapsed: 5 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLCardinality-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-02: EXEG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-03: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-09: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 9/327 6/32 AutonomousCar-PT-07a-CTLCardinality-03 1225135 m, 122049 m/sec, 11824123 t fired, .

Time elapsed: 10 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLCardinality-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-02: EXEG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-03: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-09: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 14/327 8/32 AutonomousCar-PT-07a-CTLCardinality-03 1838725 m, 122718 m/sec, 17966896 t fired, .

Time elapsed: 15 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLCardinality-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-02: EXEG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-03: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-09: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 19/327 11/32 AutonomousCar-PT-07a-CTLCardinality-03 2402718 m, 112798 m/sec, 23834741 t fired, .

Time elapsed: 20 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLCardinality-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-02: EXEG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-03: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-09: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 24/327 13/32 AutonomousCar-PT-07a-CTLCardinality-03 3001363 m, 119729 m/sec, 29843737 t fired, .

Time elapsed: 25 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLCardinality-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-02: EXEG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-03: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-09: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 29/327 16/32 AutonomousCar-PT-07a-CTLCardinality-03 3602826 m, 120292 m/sec, 35906585 t fired, .

Time elapsed: 30 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLCardinality-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-02: EXEG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-03: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-09: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 34/327 18/32 AutonomousCar-PT-07a-CTLCardinality-03 4172428 m, 113920 m/sec, 41706506 t fired, .

Time elapsed: 35 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLCardinality-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-02: EXEG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-03: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-09: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 39/327 20/32 AutonomousCar-PT-07a-CTLCardinality-03 4750371 m, 115588 m/sec, 47693088 t fired, .

Time elapsed: 40 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLCardinality-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-02: EXEG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-03: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-09: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 44/327 23/32 AutonomousCar-PT-07a-CTLCardinality-03 5338916 m, 117709 m/sec, 53722476 t fired, .

Time elapsed: 45 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLCardinality-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-02: EXEG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-03: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-09: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 49/327 25/32 AutonomousCar-PT-07a-CTLCardinality-03 5873117 m, 106840 m/sec, 59408455 t fired, .

Time elapsed: 50 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLCardinality-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-02: EXEG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-03: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-09: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 54/327 28/32 AutonomousCar-PT-07a-CTLCardinality-03 6474710 m, 120318 m/sec, 65528859 t fired, .

Time elapsed: 55 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLCardinality-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-02: EXEG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-03: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-09: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 59/327 30/32 AutonomousCar-PT-07a-CTLCardinality-03 7020925 m, 109243 m/sec, 71459210 t fired, .

Time elapsed: 60 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLCardinality-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-02: EXEG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-03: CTL 0 0 1 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-09: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 64/327 32/32 AutonomousCar-PT-07a-CTLCardinality-03 7562236 m, 108262 m/sec, 77222420 t fired, .

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: CANCELED task # 7 (type EXCL) for AutonomousCar-PT-07a-CTLCardinality-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLCardinality-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AutonomousCar-PT-07a-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-02: EXEG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
AutonomousCar-PT-07a-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-07: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-08: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-09: EG 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-11: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-13: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-14: CTL 0 1 0 0 1 0 0 0
AutonomousCar-PT-07a-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: LAUNCH task # 34 (type EXCL) for 33 AutonomousCar-PT-07a-CTLCardinality-15
lola: time limit : 353 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for AutonomousCar-PT-07a-CTLCardinality-15
lola: result : true
lola: markings : 81
lola: fired transitions : 81
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 AutonomousCar-PT-07a-CTLCardinality-14
lola: time limit : 392 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for AutonomousCar-PT-07a-CTLCardinality-14
lola: result : false
lola: markings : 103
lola: fired transitions : 280
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 AutonomousCar-PT-07a-CTLCardinality-13
lola: time limit : 441 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for AutonomousCar-PT-07a-CTLCardinality-13
lola: result : false
lola: markings : 644
lola: fired transitions : 807
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 AutonomousCar-PT-07a-CTLCardinality-11
lola: time limit : 504 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for AutonomousCar-PT-07a-CTLCardinality-11
lola: result : true
lola: markings : 4210
lola: fired transitions : 11279
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 AutonomousCar-PT-07a-CTLCardinality-08
lola: time limit : 588 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for AutonomousCar-PT-07a-CTLCardinality-08
lola: result : false
lola: markings : 15355
lola: fired transitions : 69557
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 AutonomousCar-PT-07a-CTLCardinality-07
lola: time limit : 705 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for AutonomousCar-PT-07a-CTLCardinality-07
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 AutonomousCar-PT-07a-CTLCardinality-05
lola: time limit : 882 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for AutonomousCar-PT-07a-CTLCardinality-05
lola: result : true
lola: markings : 31
lola: fired transitions : 33
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 AutonomousCar-PT-07a-CTLCardinality-02
lola: time limit : 1176 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for AutonomousCar-PT-07a-CTLCardinality-02
lola: result : true
lola: markings : 12
lola: fired transitions : 11
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 AutonomousCar-PT-07a-CTLCardinality-00
lola: time limit : 1764 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for AutonomousCar-PT-07a-CTLCardinality-00
lola: result : false
lola: markings : 83
lola: fired transitions : 83
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 AutonomousCar-PT-07a-CTLCardinality-09
lola: time limit : 3529 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for AutonomousCar-PT-07a-CTLCardinality-09
lola: result : true
lola: markings : 19
lola: fired transitions : 18
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 12

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AutonomousCar-PT-07a-CTLCardinality-00: CTL false CTL model checker
AutonomousCar-PT-07a-CTLCardinality-02: EXEG true state space /EXEG
AutonomousCar-PT-07a-CTLCardinality-03: CTL unknown AGGR
AutonomousCar-PT-07a-CTLCardinality-05: CTL true CTL model checker
AutonomousCar-PT-07a-CTLCardinality-07: CTL false CTL model checker
AutonomousCar-PT-07a-CTLCardinality-08: CTL false CTL model checker
AutonomousCar-PT-07a-CTLCardinality-09: EG true state space / EG
AutonomousCar-PT-07a-CTLCardinality-10: CTL false CTL model checker
AutonomousCar-PT-07a-CTLCardinality-11: CTL true CTL model checker
AutonomousCar-PT-07a-CTLCardinality-13: CTL false CTL model checker
AutonomousCar-PT-07a-CTLCardinality-14: CTL false CTL model checker
AutonomousCar-PT-07a-CTLCardinality-15: CTL true CTL model checker


Time elapsed: 71 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="AutonomousCar-PT-07a"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is AutonomousCar-PT-07a, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r007-oct2-167813595800625"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/AutonomousCar-PT-07a.tgz
mv AutonomousCar-PT-07a execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;