Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r007-oct2-167813595300297.qcow2', fmt=qcow2 cluster_size=65536 extended_l2=off compression_type=zlib size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 backing_fmt=qcow2 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.........................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is AirplaneLD-PT-2000, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r007-oct2-167813595300297
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 32M
-rw-r--r-- 1 mcc users 1.2M Feb 26 12:59 CTLCardinality.txt
-rw-r--r-- 1 mcc users 3.6M Feb 26 12:59 CTLCardinality.xml
-rw-r--r-- 1 mcc users 508K Feb 26 12:12 CTLFireability.txt
-rw-r--r-- 1 mcc users 2.8M Feb 26 12:12 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 1.1M Feb 25 15:31 LTLCardinality.txt
-rw-r--r-- 1 mcc users 2.6M Feb 25 15:31 LTLCardinality.xml
-rw-r--r-- 1 mcc users 381K Feb 25 15:31 LTLFireability.txt
-rw-r--r-- 1 mcc users 1.5M Feb 25 15:31 LTLFireability.xml
-rw-r--r-- 1 mcc users 1.3M Feb 26 15:14 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 3.7M Feb 26 15:14 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 643K Feb 26 14:32 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 3.2M Feb 26 14:32 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 167K Feb 25 15:31 UpperBounds.txt
-rw-r--r-- 1 mcc users 333K Feb 25 15:31 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 equiv_col
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 8.7M Mar 5 18:22 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME AirplaneLD-PT-2000-CTLCardinality-00
FORMULA_NAME AirplaneLD-PT-2000-CTLCardinality-01
FORMULA_NAME AirplaneLD-PT-2000-CTLCardinality-02
FORMULA_NAME AirplaneLD-PT-2000-CTLCardinality-03
FORMULA_NAME AirplaneLD-PT-2000-CTLCardinality-04
FORMULA_NAME AirplaneLD-PT-2000-CTLCardinality-05
FORMULA_NAME AirplaneLD-PT-2000-CTLCardinality-06
FORMULA_NAME AirplaneLD-PT-2000-CTLCardinality-07
FORMULA_NAME AirplaneLD-PT-2000-CTLCardinality-08
FORMULA_NAME AirplaneLD-PT-2000-CTLCardinality-09
FORMULA_NAME AirplaneLD-PT-2000-CTLCardinality-10
FORMULA_NAME AirplaneLD-PT-2000-CTLCardinality-11
FORMULA_NAME AirplaneLD-PT-2000-CTLCardinality-12
FORMULA_NAME AirplaneLD-PT-2000-CTLCardinality-13
FORMULA_NAME AirplaneLD-PT-2000-CTLCardinality-14
FORMULA_NAME AirplaneLD-PT-2000-CTLCardinality-15

=== Now, execution of the tool begins

BK_START 1678346287018

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=AirplaneLD-PT-2000
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-09 07:18:09] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLCardinality, -timeout, 360, -rebuildPNML]
[2023-03-09 07:18:09] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-09 07:18:10] [INFO ] Load time of PNML (sax parser for PT used): 695 ms
[2023-03-09 07:18:10] [INFO ] Transformed 14019 places.
[2023-03-09 07:18:10] [INFO ] Transformed 16008 transitions.
[2023-03-09 07:18:10] [INFO ] Parsed PT model containing 14019 places and 16008 transitions and 61028 arcs in 865 ms.
Parsed 16 properties from file /home/mcc/execution/CTLCardinality.xml in 1867 ms.
Reduce places removed 6002 places and 0 transitions.
Support contains 8015 out of 8017 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 8017/8017 places, 16008/16008 transitions.
Applied a total of 0 rules in 62 ms. Remains 8017 /8017 variables (removed 0) and now considering 16008/16008 (removed 0) transitions.
// Phase 1: matrix 16008 rows 8017 cols
[2023-03-09 07:18:19] [INFO ] Computed 3 place invariants in 6834 ms
[2023-03-09 07:18:20] [INFO ] Implicit Places using invariants in 7913 ms returned []
Implicit Place search using SMT only with invariants took 7944 ms to find 0 implicit places.
[2023-03-09 07:18:20] [INFO ] Invariant cache hit.
[2023-03-09 07:18:21] [INFO ] Dead Transitions using invariants and state equation in 1093 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9106 ms. Remains : 8017/8017 places, 16008/16008 transitions.
Support contains 8015 out of 8017 places after structural reductions.
[2023-03-09 07:18:22] [INFO ] Initial state reduction rules for CTL removed 2 formulas.
[2023-03-09 07:18:22] [INFO ] Flatten gal took : 775 ms
[2023-03-09 07:18:22] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
FORMULA AirplaneLD-PT-2000-CTLCardinality-14 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA AirplaneLD-PT-2000-CTLCardinality-09 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA AirplaneLD-PT-2000-CTLCardinality-08 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-09 07:18:23] [INFO ] Flatten gal took : 549 ms
[2023-03-09 07:18:25] [INFO ] Input system was already deterministic with 16008 transitions.
Incomplete random walk after 10000 steps, including 1270 resets, run finished after 13680 ms. (steps per millisecond=0 ) properties (out of 39) seen :7
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 40 ms. (steps per millisecond=25 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 52 ms. (steps per millisecond=19 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 24 ms. (steps per millisecond=41 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 68 ms. (steps per millisecond=14 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 27 ms. (steps per millisecond=37 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 28 ms. (steps per millisecond=35 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 0 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 32) seen :0
Running SMT prover for 32 properties.
[2023-03-09 07:18:39] [INFO ] Invariant cache hit.
[2023-03-09 07:18:47] [INFO ] [Real]Absence check using 2 positive place invariants in 2 ms returned sat
[2023-03-09 07:18:47] [INFO ] [Real]Absence check using 2 positive and 1 generalized place invariants in 3 ms returned sat
[2023-03-09 07:18:49] [INFO ] After 7326ms SMT Verify possible using all constraints in real domain returned unsat :4 sat :0 real:28
[2023-03-09 07:18:54] [INFO ] [Nat]Absence check using 2 positive place invariants in 3 ms returned sat
[2023-03-09 07:18:54] [INFO ] [Nat]Absence check using 2 positive and 1 generalized place invariants in 2 ms returned sat
[2023-03-09 07:19:14] [INFO ] After 15406ms SMT Verify possible using state equation in natural domain returned unsat :15 sat :16
[2023-03-09 07:19:14] [INFO ] After 15423ms SMT Verify possible using trap constraints in natural domain returned unsat :15 sat :16
Attempting to minimize the solution found.
Minimization took 4 ms.
[2023-03-09 07:19:14] [INFO ] After 25163ms SMT Verify possible using all constraints in natural domain returned unsat :15 sat :16
Fused 32 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 1 ms.
Support contains 8002 out of 8017 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 8017/8017 places, 16008/16008 transitions.
Graph (complete) has 21023 edges and 8017 vertex of which 8012 are kept as prefixes of interest. Removing 5 places using SCC suffix rule.25 ms
Discarding 5 places :
Also discarding 0 output transitions
Drop transitions removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 0 with 4 rules applied. Total rules applied 5 place count 8012 transition count 16004
Performed 4 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 1 with 4 Pre rules applied. Total rules applied 5 place count 8012 transition count 16000
Deduced a syphon composed of 4 places in 5 ms
Ensure Unique test removed 2 places
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 1 with 10 rules applied. Total rules applied 15 place count 8006 transition count 16000
Applied a total of 15 rules in 771 ms. Remains 8006 /8017 variables (removed 11) and now considering 16000/16008 (removed 8) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 773 ms. Remains : 8006/8017 places, 16000/16008 transitions.
Incomplete random walk after 10000 steps, including 1741 resets, run finished after 10947 ms. (steps per millisecond=0 ) properties (out of 17) seen :5
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 414 ms. (steps per millisecond=24 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=1111 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 178 ms. (steps per millisecond=56 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 183 ms. (steps per millisecond=54 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=1250 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=1111 ) properties (out of 12) seen :1
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=1111 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=1666 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=1666 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=1250 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=1666 ) properties (out of 11) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=2000 ) properties (out of 11) seen :1
Running SMT prover for 10 properties.
// Phase 1: matrix 16000 rows 8006 cols
[2023-03-09 07:19:32] [INFO ] Computed 1 place invariants in 5867 ms
[2023-03-09 07:19:36] [INFO ] [Real]Absence check using 0 positive and 1 generalized place invariants in 49 ms returned sat
[2023-03-09 07:19:37] [INFO ] After 3325ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:10
[2023-03-09 07:19:39] [INFO ] [Nat]Absence check using 0 positive and 1 generalized place invariants in 29 ms returned sat
[2023-03-09 07:19:56] [INFO ] After 19617ms SMT Verify possible using all constraints in natural domain returned unsat :10 sat :0
Fused 10 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 1 ms.
Successfully simplified 25 atomic propositions for a total of 12 simplifications.
FORMULA AirplaneLD-PT-2000-CTLCardinality-03 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA AirplaneLD-PT-2000-CTLCardinality-04 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA AirplaneLD-PT-2000-CTLCardinality-06 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA AirplaneLD-PT-2000-CTLCardinality-07 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA AirplaneLD-PT-2000-CTLCardinality-11 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-09 07:19:57] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2023-03-09 07:19:57] [INFO ] Flatten gal took : 444 ms
[2023-03-09 07:19:57] [INFO ] Initial state reduction rules for CTL removed 2 formulas.
FORMULA AirplaneLD-PT-2000-CTLCardinality-13 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA AirplaneLD-PT-2000-CTLCardinality-02 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA AirplaneLD-PT-2000-CTLCardinality-01 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-09 07:19:57] [INFO ] Flatten gal took : 529 ms
[2023-03-09 07:19:58] [INFO ] Input system was already deterministic with 16008 transitions.
Support contains 6005 out of 8017 places (down from 6006) after GAL structural reductions.
Computed a total of 8017 stabilizing places and 16008 stable transitions
Complete graph has no SCC; deadlocks are unavoidable. place count 8017 transition count 16008
Detected that all paths lead to deadlock. Applying this knowledge to assert that all AP eventually converge (and all enablings converge to false).
Starting structural reductions in LTL mode, iteration 0 : 8017/8017 places, 16008/16008 transitions.
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 8014 transition count 16008
Discarding 7995 places :
Symmetric choice reduction at 1 with 7995 rule applications. Total rules 7998 place count 19 transition count 8013
Iterating global reduction 1 with 7995 rules applied. Total rules applied 15993 place count 19 transition count 8013
Ensure Unique test removed 7995 transitions
Reduce isomorphic transitions removed 7995 transitions.
Iterating post reduction 1 with 7995 rules applied. Total rules applied 23988 place count 19 transition count 18
Applied a total of 23988 rules in 269 ms. Remains 19 /8017 variables (removed 7998) and now considering 18/16008 (removed 15990) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 269 ms. Remains : 19/8017 places, 18/16008 transitions.
[2023-03-09 07:19:59] [INFO ] Flatten gal took : 1 ms
[2023-03-09 07:19:59] [INFO ] Flatten gal took : 1 ms
[2023-03-09 07:19:59] [INFO ] Input system was already deterministic with 18 transitions.
Starting structural reductions in LTL mode, iteration 0 : 8017/8017 places, 16008/16008 transitions.
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 8016 transition count 16008
Discarding 1998 places :
Symmetric choice reduction at 1 with 1998 rule applications. Total rules 1999 place count 6018 transition count 14010
Iterating global reduction 1 with 1998 rules applied. Total rules applied 3997 place count 6018 transition count 14010
Ensure Unique test removed 1998 transitions
Reduce isomorphic transitions removed 1998 transitions.
Iterating post reduction 1 with 1998 rules applied. Total rules applied 5995 place count 6018 transition count 12012
Applied a total of 5995 rules in 312 ms. Remains 6018 /8017 variables (removed 1999) and now considering 12012/16008 (removed 3996) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 312 ms. Remains : 6018/8017 places, 12012/16008 transitions.
[2023-03-09 07:19:59] [INFO ] Flatten gal took : 277 ms
[2023-03-09 07:20:00] [INFO ] Flatten gal took : 311 ms
[2023-03-09 07:20:01] [INFO ] Input system was already deterministic with 12012 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 8017/8017 places, 16008/16008 transitions.
Graph (complete) has 21023 edges and 8017 vertex of which 6012 are kept as prefixes of interest. Removing 2005 places using SCC suffix rule.31 ms
Discarding 2005 places :
Also discarding 4000 output transitions
Drop transitions removed 4000 transitions
Discarding 5994 places :
Symmetric choice reduction at 0 with 5994 rule applications. Total rules 5995 place count 18 transition count 6014
Iterating global reduction 0 with 5994 rules applied. Total rules applied 11989 place count 18 transition count 6014
Ensure Unique test removed 5994 transitions
Reduce isomorphic transitions removed 5994 transitions.
Iterating post reduction 0 with 5994 rules applied. Total rules applied 17983 place count 18 transition count 20
Applied a total of 17983 rules in 225 ms. Remains 18 /8017 variables (removed 7999) and now considering 20/16008 (removed 15988) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 225 ms. Remains : 18/8017 places, 20/16008 transitions.
[2023-03-09 07:20:01] [INFO ] Flatten gal took : 1 ms
[2023-03-09 07:20:01] [INFO ] Flatten gal took : 0 ms
[2023-03-09 07:20:01] [INFO ] Input system was already deterministic with 20 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 8017/8017 places, 16008/16008 transitions.
Graph (complete) has 21023 edges and 8017 vertex of which 8014 are kept as prefixes of interest. Removing 3 places using SCC suffix rule.16 ms
Discarding 3 places :
Also discarding 0 output transitions
Discarding 7993 places :
Symmetric choice reduction at 0 with 7993 rule applications. Total rules 7994 place count 21 transition count 8015
Iterating global reduction 0 with 7993 rules applied. Total rules applied 15987 place count 21 transition count 8015
Ensure Unique test removed 7993 transitions
Reduce isomorphic transitions removed 7993 transitions.
Iterating post reduction 0 with 7993 rules applied. Total rules applied 23980 place count 21 transition count 22
Applied a total of 23980 rules in 217 ms. Remains 21 /8017 variables (removed 7996) and now considering 22/16008 (removed 15986) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 217 ms. Remains : 21/8017 places, 22/16008 transitions.
[2023-03-09 07:20:01] [INFO ] Flatten gal took : 1 ms
[2023-03-09 07:20:01] [INFO ] Flatten gal took : 1 ms
[2023-03-09 07:20:01] [INFO ] Input system was already deterministic with 22 transitions.
Starting structural reductions in LTL mode, iteration 0 : 8017/8017 places, 16008/16008 transitions.
Reduce places removed 3 places and 0 transitions.
Iterating post reduction 0 with 3 rules applied. Total rules applied 3 place count 8014 transition count 16008
Discarding 7992 places :
Symmetric choice reduction at 1 with 7992 rule applications. Total rules 7995 place count 22 transition count 8016
Iterating global reduction 1 with 7992 rules applied. Total rules applied 15987 place count 22 transition count 8016
Ensure Unique test removed 7992 transitions
Reduce isomorphic transitions removed 7992 transitions.
Iterating post reduction 1 with 7992 rules applied. Total rules applied 23979 place count 22 transition count 24
Applied a total of 23979 rules in 161 ms. Remains 22 /8017 variables (removed 7995) and now considering 24/16008 (removed 15984) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 161 ms. Remains : 22/8017 places, 24/16008 transitions.
[2023-03-09 07:20:01] [INFO ] Flatten gal took : 1 ms
[2023-03-09 07:20:01] [INFO ] Flatten gal took : 1 ms
[2023-03-09 07:20:01] [INFO ] Input system was already deterministic with 24 transitions.
[2023-03-09 07:20:02] [INFO ] Flatten gal took : 479 ms
[2023-03-09 07:20:02] [INFO ] Flatten gal took : 438 ms
[2023-03-09 07:20:02] [INFO ] Export to MCC of 5 properties in file /home/mcc/execution/CTLCardinality.sr.xml took 4 ms.
[2023-03-09 07:20:02] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 8017 places, 16008 transitions and 45020 arcs took 44 ms.
Total runtime 113360 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT AirplaneLD-PT-2000
BK_EXAMINATION: CTLCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/380

FORMULA AirplaneLD-PT-2000-CTLCardinality-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-PT-2000-CTLCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-PT-2000-CTLCardinality-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA AirplaneLD-PT-2000-CTLCardinality-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1678346554508

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/380/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/380/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/380/CTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:659
lola: rewrite Frontend/Parser/formula_rewrite.k:661
lola: rewrite Frontend/Parser/formula_rewrite.k:666
lola: rewrite Frontend/Parser/formula_rewrite.k:668
lola: rewrite Frontend/Parser/formula_rewrite.k:659
lola: rewrite Frontend/Parser/formula_rewrite.k:661
lola: rewrite Frontend/Parser/formula_rewrite.k:668
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: LAUNCH task # 17 (type SKEL/SRCH) for 6 AirplaneLD-PT-2000-CTLCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 17 (type SKEL/SRCH) for AirplaneLD-PT-2000-CTLCardinality-10
lola: result : false
lola: markings : 20
lola: fired transitions : 32
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:734
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 19 (type SKEL/SRCH) for 9 AirplaneLD-PT-2000-CTLCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 19 (type SKEL/SRCH) for AirplaneLD-PT-2000-CTLCardinality-12
lola: result : true
lola: markings : 7
lola: fired transitions : 6
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-2000-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-10: SP ECTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-12: AGAF 0 0 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 13 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 5
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: LAUNCH task # 4 (type EXCL) for 3 AirplaneLD-PT-2000-CTLCardinality-05
lola: time limit : 716 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for AirplaneLD-PT-2000-CTLCardinality-05
lola: result : true
lola: markings : 11
lola: fired transitions : 10
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-2000-CTLCardinality-05: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-2000-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-10: SP ECTL 0 0 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-12: AGAF 0 0 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 18 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 5
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 13 (type EXCL) for 12 AirplaneLD-PT-2000-CTLCardinality-15
lola: time limit : 1192 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:734
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:659
lola: rewrite Frontend/Parser/formula_rewrite.k:661
lola: rewrite Frontend/Parser/formula_rewrite.k:666
lola: rewrite Frontend/Parser/formula_rewrite.k:668
lola: rewrite Frontend/Parser/formula_rewrite.k:659
lola: rewrite Frontend/Parser/formula_rewrite.k:661
lola: rewrite Frontend/Parser/formula_rewrite.k:668
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:807
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-2000-CTLCardinality-05: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-2000-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-10: SP ECTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-12: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 0/894 1/32 AirplaneLD-PT-2000-CTLCardinality-15 5186 m, 1037 m/sec, 6495 t fired, .

Time elapsed: 23 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-2000-CTLCardinality-05: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-2000-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-10: SP ECTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-12: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/894 5/32 AirplaneLD-PT-2000-CTLCardinality-15 35251 m, 6013 m/sec, 84213 t fired, .

Time elapsed: 28 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-2000-CTLCardinality-05: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-2000-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-10: SP ECTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-12: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/894 7/32 AirplaneLD-PT-2000-CTLCardinality-15 55652 m, 4080 m/sec, 157669 t fired, .

Time elapsed: 33 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-2000-CTLCardinality-05: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-2000-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-10: SP ECTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-12: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 15/894 8/32 AirplaneLD-PT-2000-CTLCardinality-15 77548 m, 4379 m/sec, 230866 t fired, .

Time elapsed: 38 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-2000-CTLCardinality-05: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-2000-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-10: SP ECTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-12: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 20/894 9/32 AirplaneLD-PT-2000-CTLCardinality-15 100380 m, 4566 m/sec, 304328 t fired, .

Time elapsed: 43 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-2000-CTLCardinality-05: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-2000-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-10: SP ECTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-12: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 25/894 11/32 AirplaneLD-PT-2000-CTLCardinality-15 118092 m, 3542 m/sec, 376020 t fired, .

Time elapsed: 48 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-2000-CTLCardinality-05: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-2000-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-10: SP ECTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-12: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 30/894 12/32 AirplaneLD-PT-2000-CTLCardinality-15 142995 m, 4980 m/sec, 448720 t fired, .

Time elapsed: 53 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-2000-CTLCardinality-05: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-2000-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-10: SP ECTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-12: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 35/894 14/32 AirplaneLD-PT-2000-CTLCardinality-15 162870 m, 3975 m/sec, 521716 t fired, .

Time elapsed: 58 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-2000-CTLCardinality-05: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-2000-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-10: SP ECTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-12: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 40/894 15/32 AirplaneLD-PT-2000-CTLCardinality-15 185538 m, 4533 m/sec, 596756 t fired, .

Time elapsed: 63 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-2000-CTLCardinality-05: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-2000-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-10: SP ECTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-12: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 45/894 17/32 AirplaneLD-PT-2000-CTLCardinality-15 208432 m, 4578 m/sec, 671441 t fired, .

Time elapsed: 68 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-2000-CTLCardinality-05: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-2000-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-10: SP ECTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-12: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 50/894 18/32 AirplaneLD-PT-2000-CTLCardinality-15 226217 m, 3557 m/sec, 742595 t fired, .

Time elapsed: 73 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-2000-CTLCardinality-05: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-2000-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-10: SP ECTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-12: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 55/894 19/32 AirplaneLD-PT-2000-CTLCardinality-15 251296 m, 5015 m/sec, 815849 t fired, .

Time elapsed: 78 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-2000-CTLCardinality-05: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-2000-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-10: SP ECTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-12: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 60/894 21/32 AirplaneLD-PT-2000-CTLCardinality-15 271623 m, 4065 m/sec, 889604 t fired, .

Time elapsed: 83 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-2000-CTLCardinality-05: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-2000-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-10: SP ECTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-12: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 65/894 22/32 AirplaneLD-PT-2000-CTLCardinality-15 293961 m, 4467 m/sec, 964375 t fired, .

Time elapsed: 88 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-2000-CTLCardinality-05: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-2000-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-10: SP ECTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-12: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 70/894 24/32 AirplaneLD-PT-2000-CTLCardinality-15 316943 m, 4596 m/sec, 1038908 t fired, .

Time elapsed: 93 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-2000-CTLCardinality-05: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-2000-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-10: SP ECTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-12: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 75/894 25/32 AirplaneLD-PT-2000-CTLCardinality-15 334654 m, 3542 m/sec, 1111044 t fired, .

Time elapsed: 98 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-2000-CTLCardinality-05: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-2000-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-10: SP ECTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-12: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 81/894 26/32 AirplaneLD-PT-2000-CTLCardinality-15 359642 m, 4997 m/sec, 1184463 t fired, .

Time elapsed: 104 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-2000-CTLCardinality-05: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-2000-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-10: SP ECTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-12: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 86/894 28/32 AirplaneLD-PT-2000-CTLCardinality-15 380546 m, 4180 m/sec, 1257915 t fired, .

Time elapsed: 109 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-2000-CTLCardinality-05: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-2000-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-10: SP ECTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-12: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 91/894 29/32 AirplaneLD-PT-2000-CTLCardinality-15 402211 m, 4333 m/sec, 1332603 t fired, .

Time elapsed: 114 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-2000-CTLCardinality-05: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-2000-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-10: SP ECTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-12: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 96/894 31/32 AirplaneLD-PT-2000-CTLCardinality-15 425415 m, 4640 m/sec, 1406091 t fired, .

Time elapsed: 119 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-2000-CTLCardinality-05: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-2000-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-10: SP ECTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-12: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 101/894 32/32 AirplaneLD-PT-2000-CTLCardinality-15 443322 m, 3581 m/sec, 1478862 t fired, .

Time elapsed: 124 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
lola: CANCELED task # 13 (type EXCL) for AirplaneLD-PT-2000-CTLCardinality-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-2000-CTLCardinality-05: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-2000-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-10: SP ECTL 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-12: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 129 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
lola: LAUNCH task # 1 (type EXCL) for 0 AirplaneLD-PT-2000-CTLCardinality-00
lola: time limit : 1157 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for AirplaneLD-PT-2000-CTLCardinality-00
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 6 AirplaneLD-PT-2000-CTLCardinality-10
lola: time limit : 1735 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-2000-CTLCardinality-00: CTL false CTL model checker
AirplaneLD-PT-2000-CTLCardinality-05: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-2000-CTLCardinality-10: SP ECTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-12: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 5/1735 1/32 AirplaneLD-PT-2000-CTLCardinality-10 5 m, 1 m/sec, 4 t fired, .

Time elapsed: 134 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-2000-CTLCardinality-00: CTL false CTL model checker
AirplaneLD-PT-2000-CTLCardinality-05: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-2000-CTLCardinality-10: SP ECTL 0 0 1 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-12: AGAF 0 1 0 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 LTL EXCL 10/1735 1/32 AirplaneLD-PT-2000-CTLCardinality-10 6 m, 0 m/sec, 5 t fired, .

Time elapsed: 139 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
lola: FINISHED task # 22 (type EXCL) for AirplaneLD-PT-2000-CTLCardinality-10
lola: result : false
lola: markings : 1387
lola: fired transitions : 2766
lola: time used : 11.000000
lola: memory pages used : 1
lola: LAUNCH task # 20 (type EXCL) for 9 AirplaneLD-PT-2000-CTLCardinality-12
lola: time limit : 3460 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-2000-CTLCardinality-00: CTL false CTL model checker
AirplaneLD-PT-2000-CTLCardinality-05: CTL true CTL model checker
AirplaneLD-PT-2000-CTLCardinality-10: SP ECTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-2000-CTLCardinality-12: AGAF 0 0 1 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 EFEG EXCL 4/3460 1/32 AirplaneLD-PT-2000-CTLCardinality-12 6 m, 1 m/sec, 5 t fired, .

Time elapsed: 144 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-2000-CTLCardinality-00: CTL false CTL model checker
AirplaneLD-PT-2000-CTLCardinality-05: CTL true CTL model checker
AirplaneLD-PT-2000-CTLCardinality-10: SP ECTL true LTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-PT-2000-CTLCardinality-12: AGAF 0 0 1 0 1 0 0 0
AirplaneLD-PT-2000-CTLCardinality-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 EFEG EXCL 9/3460 1/32 AirplaneLD-PT-2000-CTLCardinality-12 6 m, 0 m/sec, 5 t fired, .

Time elapsed: 149 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 5
lola: FINISHED task # 20 (type EXCL) for AirplaneLD-PT-2000-CTLCardinality-12
lola: result : true
lola: markings : 7
lola: fired transitions : 6
lola: time used : 11.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 5

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-PT-2000-CTLCardinality-00: CTL false CTL model checker
AirplaneLD-PT-2000-CTLCardinality-05: CTL true CTL model checker
AirplaneLD-PT-2000-CTLCardinality-10: SP ECTL true LTL model checker
AirplaneLD-PT-2000-CTLCardinality-12: AGAF false state space /EFEG
AirplaneLD-PT-2000-CTLCardinality-15: CTL unknown AGGR


Time elapsed: 151 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="AirplaneLD-PT-2000"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is AirplaneLD-PT-2000, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r007-oct2-167813595300297"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/AirplaneLD-PT-2000.tgz
mv AirplaneLD-PT-2000 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;