About the Execution of LoLA for BART-COL-005
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 14977.392 | 733798.00 | 730356.00 | 956.60 | ?FF????T?TF?T??? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r006-oct2-167813594700698.qcow2', fmt=qcow2 cluster_size=65536 extended_l2=off compression_type=zlib size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 backing_fmt=qcow2 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is BART-COL-005, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r006-oct2-167813594700698
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 720K
-rw-r--r-- 1 mcc users 6.5K Feb 26 04:05 CTLCardinality.txt
-rw-r--r-- 1 mcc users 59K Feb 26 04:05 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.0K Feb 26 03:56 CTLFireability.txt
-rw-r--r-- 1 mcc users 50K Feb 26 03:56 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.4K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.3K Feb 25 15:34 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Feb 25 15:34 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Feb 25 15:34 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 15:34 LTLFireability.xml
-rw-r--r-- 1 mcc users 17K Feb 26 04:40 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 162K Feb 26 04:40 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 13K Feb 26 04:18 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 105K Feb 26 04:18 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 15:34 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 15:34 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 equiv_pt
-rw-r--r-- 1 mcc users 4 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 186K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME BART-COL-005-CTLFireability-00
FORMULA_NAME BART-COL-005-CTLFireability-01
FORMULA_NAME BART-COL-005-CTLFireability-02
FORMULA_NAME BART-COL-005-CTLFireability-03
FORMULA_NAME BART-COL-005-CTLFireability-04
FORMULA_NAME BART-COL-005-CTLFireability-05
FORMULA_NAME BART-COL-005-CTLFireability-06
FORMULA_NAME BART-COL-005-CTLFireability-07
FORMULA_NAME BART-COL-005-CTLFireability-08
FORMULA_NAME BART-COL-005-CTLFireability-09
FORMULA_NAME BART-COL-005-CTLFireability-10
FORMULA_NAME BART-COL-005-CTLFireability-11
FORMULA_NAME BART-COL-005-CTLFireability-12
FORMULA_NAME BART-COL-005-CTLFireability-13
FORMULA_NAME BART-COL-005-CTLFireability-14
FORMULA_NAME BART-COL-005-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1678311160949
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=BART-COL-005
Not applying reductions.
Model is COL
CTLFireability PT
[2023-03-08 21:32:43] [INFO ] Running its-tools with arguments : [-pnfolder, ., -examination, CTLFireability, --reduce-single, STATESPACE]
[2023-03-08 21:32:43] [INFO ] Parsing pnml file : /home/mcc/execution/./model.pnml
[2023-03-08 21:32:43] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2023-03-08 21:32:43] [WARNING] Using fallBack plugin, rng conformance not checked
[2023-03-08 21:32:44] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 713 ms
[2023-03-08 21:32:44] [INFO ] Detected 3 constant HL places corresponding to 10373 PT places.
[2023-03-08 21:32:44] [INFO ] Imported 4 HL places and 7 HL transitions for a total of 11603 PT places and 7.03614756E9 transition bindings in 67 ms.
Parsed 16 properties from file ./CTLFireability.xml in 9 ms.
[2023-03-08 21:32:44] [INFO ] Unfolded HLPN to a Petri net with 11603 places and 1615 transitions 3005 arcs in 665 ms.
[2023-03-08 21:32:44] [INFO ] Unfolded 16 HLPN properties in 4 ms.
[2023-03-08 21:32:45] [INFO ] Reduced 175 identical enabling conditions.
[2023-03-08 21:32:45] [INFO ] Reduced 175 identical enabling conditions.
[2023-03-08 21:32:45] [INFO ] Reduced 175 identical enabling conditions.
[2023-03-08 21:32:45] [INFO ] Reduced 175 identical enabling conditions.
[2023-03-08 21:32:45] [INFO ] Reduced 175 identical enabling conditions.
[2023-03-08 21:32:45] [INFO ] Reduced 175 identical enabling conditions.
[2023-03-08 21:32:45] [INFO ] Reduced 175 identical enabling conditions.
[2023-03-08 21:32:45] [INFO ] Reduced 175 identical enabling conditions.
[2023-03-08 21:32:45] [INFO ] Reduced 175 identical enabling conditions.
[2023-03-08 21:32:45] [INFO ] Reduced 175 identical enabling conditions.
[2023-03-08 21:32:45] [INFO ] Reduced 175 identical enabling conditions.
[2023-03-08 21:32:45] [INFO ] Reduced 175 identical enabling conditions.
[2023-03-08 21:32:45] [INFO ] Reduced 175 identical enabling conditions.
[2023-03-08 21:32:45] [INFO ] Reduced 175 identical enabling conditions.
[2023-03-08 21:32:45] [INFO ] Reduced 175 identical enabling conditions.
[2023-03-08 21:32:45] [INFO ] Reduced 175 identical enabling conditions.
[2023-03-08 21:32:45] [INFO ] Reduced 175 identical enabling conditions.
[2023-03-08 21:32:45] [INFO ] Reduced 175 identical enabling conditions.
[2023-03-08 21:32:45] [INFO ] Reduced 175 identical enabling conditions.
Reduce places removed 10241 places and 530 transitions.
Drop transitions removed 175 transitions
Redundant transition composition rules discarded 175 transitions
Reduce places removed 25 places and 50 transitions.
[2023-03-08 21:32:45] [INFO ] Export to MCC of 16 properties in file ./CTLFireability.STATESPACE.xml took 79 ms.
[2023-03-08 21:32:45] [INFO ] Export to PNML in file ./model.STATESPACE.pnml of net with 1337 places, 860 transitions and 1720 arcs took 5 ms.
Total runtime 2031 ms.
starting LoLA
BK_INPUT BART-COL-005
BK_EXAMINATION: CTLCardinality
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution/unfCTLFireability
FORMULA BART-COL-005-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-COL-005-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-COL-005-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-COL-005-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-COL-005-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA BART-COL-005-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678311894747
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/unfCTLFireability/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/unfCTLFireability/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/unfCTLFireability/CTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:114
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 25 transitions removed,405 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 24 (type EXCL) for 23 BART-COL-005-CTLFireability-05
lola: time limit : 145 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 3/193 3/32 BART-COL-005-CTLFireability-05 383660 m, 76732 m/sec, 767078 t fired, .
Time elapsed: 118 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 8/193 6/32 BART-COL-005-CTLFireability-05 815098 m, 86287 m/sec, 1897397 t fired, .
Time elapsed: 123 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 13/193 10/32 BART-COL-005-CTLFireability-05 1365168 m, 110014 m/sec, 2867258 t fired, .
Time elapsed: 128 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 18/193 13/32 BART-COL-005-CTLFireability-05 1749337 m, 76833 m/sec, 3852268 t fired, .
Time elapsed: 133 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 23/193 15/32 BART-COL-005-CTLFireability-05 2113741 m, 72880 m/sec, 4800974 t fired, .
Time elapsed: 138 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 28/193 19/32 BART-COL-005-CTLFireability-05 2597374 m, 96726 m/sec, 5816093 t fired, .
Time elapsed: 143 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 33/193 21/32 BART-COL-005-CTLFireability-05 3001916 m, 80908 m/sec, 6763840 t fired, .
Time elapsed: 148 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 38/193 24/32 BART-COL-005-CTLFireability-05 3374424 m, 74501 m/sec, 7733647 t fired, .
Time elapsed: 153 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 43/193 27/32 BART-COL-005-CTLFireability-05 3789076 m, 82930 m/sec, 8706840 t fired, .
Time elapsed: 158 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
24 CTL EXCL 48/193 30/32 BART-COL-005-CTLFireability-05 4210771 m, 84339 m/sec, 9731466 t fired, .
Time elapsed: 163 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 24 (type EXCL) for BART-COL-005-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 168 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 51 (type EXCL) for 50 BART-COL-005-CTLFireability-14
lola: time limit : 201 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 5/201 4/32 BART-COL-005-CTLFireability-14 526589 m, 105317 m/sec, 1155913 t fired, .
Time elapsed: 173 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 10/201 7/32 BART-COL-005-CTLFireability-14 1044666 m, 103615 m/sec, 2277390 t fired, .
Time elapsed: 178 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 15/201 10/32 BART-COL-005-CTLFireability-14 1553203 m, 101707 m/sec, 3388824 t fired, .
Time elapsed: 183 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 20/201 13/32 BART-COL-005-CTLFireability-14 2048830 m, 99125 m/sec, 4491427 t fired, .
Time elapsed: 188 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 25/201 16/32 BART-COL-005-CTLFireability-14 2547638 m, 99761 m/sec, 5585485 t fired, .
Time elapsed: 193 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 30/201 19/32 BART-COL-005-CTLFireability-14 3030312 m, 96534 m/sec, 6671108 t fired, .
Time elapsed: 198 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 35/201 21/32 BART-COL-005-CTLFireability-14 3511754 m, 96288 m/sec, 7750073 t fired, .
Time elapsed: 203 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 40/201 24/32 BART-COL-005-CTLFireability-14 3988400 m, 95329 m/sec, 8821019 t fired, .
Time elapsed: 208 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 45/201 27/32 BART-COL-005-CTLFireability-14 4456427 m, 93605 m/sec, 9886699 t fired, .
Time elapsed: 213 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 50/201 30/32 BART-COL-005-CTLFireability-14 4899770 m, 88668 m/sec, 10964670 t fired, .
Time elapsed: 218 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 55/201 32/32 BART-COL-005-CTLFireability-14 5376326 m, 95311 m/sec, 12023393 t fired, .
Time elapsed: 223 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 51 (type EXCL) for BART-COL-005-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 228 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 48 (type EXCL) for 47 BART-COL-005-CTLFireability-13
lola: time limit : 210 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 5/210 4/32 BART-COL-005-CTLFireability-13 484254 m, 96850 m/sec, 1172297 t fired, .
Time elapsed: 233 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 10/210 6/32 BART-COL-005-CTLFireability-13 948472 m, 92843 m/sec, 2319710 t fired, .
Time elapsed: 238 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 15/210 9/32 BART-COL-005-CTLFireability-13 1404386 m, 91182 m/sec, 3455670 t fired, .
Time elapsed: 243 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 20/210 12/32 BART-COL-005-CTLFireability-13 1855808 m, 90284 m/sec, 4579946 t fired, .
Time elapsed: 248 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 25/210 15/32 BART-COL-005-CTLFireability-13 2304529 m, 89744 m/sec, 5701607 t fired, .
Time elapsed: 253 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 30/210 17/32 BART-COL-005-CTLFireability-13 2741666 m, 87427 m/sec, 6809204 t fired, .
Time elapsed: 258 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 35/210 20/32 BART-COL-005-CTLFireability-13 3175422 m, 86751 m/sec, 7913870 t fired, .
Time elapsed: 263 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 40/210 22/32 BART-COL-005-CTLFireability-13 3603548 m, 85625 m/sec, 9015315 t fired, .
Time elapsed: 268 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 45/210 25/32 BART-COL-005-CTLFireability-13 4051942 m, 89678 m/sec, 10128055 t fired, .
Time elapsed: 273 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 50/210 28/32 BART-COL-005-CTLFireability-13 4482759 m, 86163 m/sec, 11224314 t fired, .
Time elapsed: 278 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 55/210 30/32 BART-COL-005-CTLFireability-13 4902490 m, 83946 m/sec, 12303620 t fired, .
Time elapsed: 283 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 48 (type EXCL) for BART-COL-005-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-12: EXEF 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 288 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 45 (type EXCL) for 44 BART-COL-005-CTLFireability-12
lola: time limit : 220 sec
lola: memory limit: 32 pages
lola: FINISHED task # 45 (type EXCL) for BART-COL-005-CTLFireability-12
lola: result : true
lola: markings : 14
lola: fired transitions : 13
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 39 (type EXCL) for 38 BART-COL-005-CTLFireability-10
lola: time limit : 236 sec
lola: memory limit: 32 pages
lola: FINISHED task # 39 (type EXCL) for BART-COL-005-CTLFireability-10
lola: result : false
lola: markings : 567
lola: fired transitions : 586
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 36 (type EXCL) for 35 BART-COL-005-CTLFireability-09
lola: time limit : 254 sec
lola: memory limit: 32 pages
lola: FINISHED task # 36 (type EXCL) for BART-COL-005-CTLFireability-09
lola: result : true
lola: markings : 205
lola: fired transitions : 205
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 30 (type EXCL) for 29 BART-COL-005-CTLFireability-07
lola: time limit : 276 sec
lola: memory limit: 32 pages
lola: FINISHED task # 30 (type EXCL) for BART-COL-005-CTLFireability-07
lola: result : true
lola: markings : 1436
lola: fired transitions : 1695
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 21 (type EXCL) for 20 BART-COL-005-CTLFireability-04
lola: time limit : 301 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 5/301 4/32 BART-COL-005-CTLFireability-04 471665 m, 94333 m/sec, 1148124 t fired, .
Time elapsed: 293 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 10/301 6/32 BART-COL-005-CTLFireability-04 904051 m, 86477 m/sec, 2289810 t fired, .
Time elapsed: 298 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 15/301 9/32 BART-COL-005-CTLFireability-04 1320081 m, 83206 m/sec, 3436636 t fired, .
Time elapsed: 303 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 20/301 11/32 BART-COL-005-CTLFireability-04 1718661 m, 79716 m/sec, 4564031 t fired, .
Time elapsed: 308 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 25/301 14/32 BART-COL-005-CTLFireability-04 2102987 m, 76865 m/sec, 5682287 t fired, .
Time elapsed: 313 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 30/301 16/32 BART-COL-005-CTLFireability-04 2478221 m, 75046 m/sec, 6802782 t fired, .
Time elapsed: 318 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 35/301 18/32 BART-COL-005-CTLFireability-04 2845161 m, 73388 m/sec, 7913690 t fired, .
Time elapsed: 323 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 40/301 20/32 BART-COL-005-CTLFireability-04 3217896 m, 74547 m/sec, 9018891 t fired, .
Time elapsed: 328 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 45/301 23/32 BART-COL-005-CTLFireability-04 3580275 m, 72475 m/sec, 10117964 t fired, .
Time elapsed: 333 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 50/301 25/32 BART-COL-005-CTLFireability-04 3925148 m, 68974 m/sec, 11215148 t fired, .
Time elapsed: 338 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 55/301 27/32 BART-COL-005-CTLFireability-04 4268745 m, 68719 m/sec, 12296861 t fired, .
Time elapsed: 343 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 60/301 29/32 BART-COL-005-CTLFireability-04 4614525 m, 69156 m/sec, 13389262 t fired, .
Time elapsed: 348 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 65/301 31/32 BART-COL-005-CTLFireability-04 4946863 m, 66467 m/sec, 14475566 t fired, .
Time elapsed: 353 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 21 (type EXCL) for BART-COL-005-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 358 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 18 (type EXCL) for 17 BART-COL-005-CTLFireability-03
lola: time limit : 324 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 5/324 3/32 BART-COL-005-CTLFireability-03 338063 m, 67612 m/sec, 1100446 t fired, .
Time elapsed: 363 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 10/324 5/32 BART-COL-005-CTLFireability-03 666195 m, 65626 m/sec, 2181350 t fired, .
Time elapsed: 368 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 15/324 7/32 BART-COL-005-CTLFireability-03 986783 m, 64117 m/sec, 3248014 t fired, .
Time elapsed: 373 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 20/324 9/32 BART-COL-005-CTLFireability-03 1301892 m, 63021 m/sec, 4305974 t fired, .
Time elapsed: 378 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 25/324 11/32 BART-COL-005-CTLFireability-03 1612291 m, 62079 m/sec, 5355476 t fired, .
Time elapsed: 383 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 30/324 13/32 BART-COL-005-CTLFireability-03 1921203 m, 61782 m/sec, 6398753 t fired, .
Time elapsed: 388 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 35/324 15/32 BART-COL-005-CTLFireability-03 2229751 m, 61709 m/sec, 7437620 t fired, .
Time elapsed: 393 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 40/324 17/32 BART-COL-005-CTLFireability-03 2536013 m, 61252 m/sec, 8471266 t fired, .
Time elapsed: 398 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 45/324 19/32 BART-COL-005-CTLFireability-03 2837784 m, 60354 m/sec, 9499742 t fired, .
Time elapsed: 403 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 50/324 21/32 BART-COL-005-CTLFireability-03 3140776 m, 60598 m/sec, 10528142 t fired, .
Time elapsed: 408 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 55/324 22/32 BART-COL-005-CTLFireability-03 3438280 m, 59500 m/sec, 11547083 t fired, .
Time elapsed: 413 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 60/324 24/32 BART-COL-005-CTLFireability-03 3736339 m, 59611 m/sec, 12563829 t fired, .
Time elapsed: 418 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 65/324 26/32 BART-COL-005-CTLFireability-03 4030000 m, 58732 m/sec, 13582077 t fired, .
Time elapsed: 423 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 70/324 28/32 BART-COL-005-CTLFireability-03 4322356 m, 58471 m/sec, 14587249 t fired, .
Time elapsed: 428 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 75/324 30/32 BART-COL-005-CTLFireability-03 4615200 m, 58568 m/sec, 15597816 t fired, .
Time elapsed: 433 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
18 CTL EXCL 80/324 32/32 BART-COL-005-CTLFireability-03 4906696 m, 58299 m/sec, 16602561 t fired, .
Time elapsed: 438 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 18 (type EXCL) for BART-COL-005-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-02: DISJ 0 3 0 0 3 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 443 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 15 (type EXCL) for 6 BART-COL-005-CTLFireability-02
lola: time limit : 350 sec
lola: memory limit: 32 pages
lola: FINISHED task # 15 (type EXCL) for BART-COL-005-CTLFireability-02
lola: result : false
lola: markings : 6
lola: fired transitions : 5
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 6 BART-COL-005-CTLFireability-02
lola: time limit : 394 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for BART-COL-005-CTLFireability-02
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 9 (type EXCL) for 6 BART-COL-005-CTLFireability-02
lola: time limit : 451 sec
lola: memory limit: 32 pages
lola: FINISHED task # 9 (type EXCL) for BART-COL-005-CTLFireability-02
lola: result : false
lola: markings : 6
lola: fired transitions : 5
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 BART-COL-005-CTLFireability-01
lola: time limit : 526 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for BART-COL-005-CTLFireability-01
lola: result : false
lola: markings : 5699
lola: fired transitions : 6661
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 BART-COL-005-CTLFireability-00
lola: time limit : 631 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ false DISJ
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/631 5/32 BART-COL-005-CTLFireability-00 583251 m, 116650 m/sec, 941758 t fired, .
Time elapsed: 448 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ false DISJ
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/631 8/32 BART-COL-005-CTLFireability-00 1043332 m, 92016 m/sec, 1888733 t fired, .
Time elapsed: 453 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ false DISJ
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/631 12/32 BART-COL-005-CTLFireability-00 1635374 m, 118408 m/sec, 2856153 t fired, .
Time elapsed: 458 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ false DISJ
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/631 15/32 BART-COL-005-CTLFireability-00 2152720 m, 103469 m/sec, 3805459 t fired, .
Time elapsed: 463 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ false DISJ
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/631 19/32 BART-COL-005-CTLFireability-00 2647219 m, 98899 m/sec, 4716986 t fired, .
Time elapsed: 468 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ false DISJ
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/631 22/32 BART-COL-005-CTLFireability-00 3103706 m, 91297 m/sec, 5617853 t fired, .
Time elapsed: 473 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ false DISJ
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/631 25/32 BART-COL-005-CTLFireability-00 3586615 m, 96581 m/sec, 6502065 t fired, .
Time elapsed: 478 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ false DISJ
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/631 28/32 BART-COL-005-CTLFireability-00 4062246 m, 95126 m/sec, 7378683 t fired, .
Time elapsed: 483 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ false DISJ
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 45/631 31/32 BART-COL-005-CTLFireability-00 4553451 m, 98241 m/sec, 8205176 t fired, .
Time elapsed: 488 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for BART-COL-005-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ false DISJ
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 493 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 33 (type EXCL) for 32 BART-COL-005-CTLFireability-08
lola: time limit : 776 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ false DISJ
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 5/776 4/32 BART-COL-005-CTLFireability-08 629432 m, 125886 m/sec, 1468329 t fired, .
Time elapsed: 498 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ false DISJ
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 10/776 7/32 BART-COL-005-CTLFireability-08 1227110 m, 119535 m/sec, 2917852 t fired, .
Time elapsed: 503 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ false DISJ
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 15/776 10/32 BART-COL-005-CTLFireability-08 1808771 m, 116332 m/sec, 4346588 t fired, .
Time elapsed: 508 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ false DISJ
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 20/776 14/32 BART-COL-005-CTLFireability-08 2379660 m, 114177 m/sec, 5759551 t fired, .
Time elapsed: 513 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ false DISJ
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 25/776 17/32 BART-COL-005-CTLFireability-08 2940811 m, 112230 m/sec, 7161221 t fired, .
Time elapsed: 518 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ false DISJ
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 30/776 19/32 BART-COL-005-CTLFireability-08 3483834 m, 108604 m/sec, 8541708 t fired, .
Time elapsed: 523 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ false DISJ
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 35/776 22/32 BART-COL-005-CTLFireability-08 4022865 m, 107806 m/sec, 9918218 t fired, .
Time elapsed: 528 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ false DISJ
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 40/776 25/32 BART-COL-005-CTLFireability-08 4555500 m, 106527 m/sec, 11284616 t fired, .
Time elapsed: 533 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ false DISJ
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 45/776 28/32 BART-COL-005-CTLFireability-08 5088733 m, 106646 m/sec, 12652080 t fired, .
Time elapsed: 538 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ false DISJ
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 50/776 31/32 BART-COL-005-CTLFireability-08 5609007 m, 104054 m/sec, 14003358 t fired, .
Time elapsed: 543 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 33 (type EXCL) for BART-COL-005-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ false DISJ
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 548 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 27 (type EXCL) for 26 BART-COL-005-CTLFireability-06
lola: time limit : 1017 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ false DISJ
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 5/1017 3/32 BART-COL-005-CTLFireability-06 468393 m, 93678 m/sec, 1600949 t fired, .
Time elapsed: 553 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ false DISJ
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 10/1017 6/32 BART-COL-005-CTLFireability-06 919549 m, 90231 m/sec, 3184889 t fired, .
Time elapsed: 558 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ false DISJ
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 15/1017 8/32 BART-COL-005-CTLFireability-06 1359598 m, 88009 m/sec, 4744817 t fired, .
Time elapsed: 563 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ false DISJ
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 20/1017 10/32 BART-COL-005-CTLFireability-06 1790484 m, 86177 m/sec, 6292027 t fired, .
Time elapsed: 568 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ false DISJ
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 25/1017 13/32 BART-COL-005-CTLFireability-06 2213362 m, 84575 m/sec, 7808832 t fired, .
Time elapsed: 573 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ false DISJ
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 30/1017 15/32 BART-COL-005-CTLFireability-06 2628749 m, 83077 m/sec, 9308541 t fired, .
Time elapsed: 578 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ false DISJ
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 36/1017 17/32 BART-COL-005-CTLFireability-06 3033134 m, 80877 m/sec, 10781765 t fired, .
Time elapsed: 584 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ false DISJ
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 41/1017 19/32 BART-COL-005-CTLFireability-06 3435057 m, 80384 m/sec, 12256628 t fired, .
Time elapsed: 589 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ false DISJ
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 46/1017 21/32 BART-COL-005-CTLFireability-06 3830671 m, 79122 m/sec, 13712641 t fired, .
Time elapsed: 594 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ false DISJ
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 51/1017 23/32 BART-COL-005-CTLFireability-06 4223279 m, 78521 m/sec, 15169097 t fired, .
Time elapsed: 599 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ false DISJ
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 56/1017 26/32 BART-COL-005-CTLFireability-06 4610620 m, 77468 m/sec, 16610948 t fired, .
Time elapsed: 604 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ false DISJ
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 61/1017 28/32 BART-COL-005-CTLFireability-06 4999214 m, 77718 m/sec, 18048896 t fired, .
Time elapsed: 609 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ false DISJ
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 66/1017 30/32 BART-COL-005-CTLFireability-06 5384769 m, 77111 m/sec, 19470460 t fired, .
Time elapsed: 614 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ false DISJ
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 71/1017 32/32 BART-COL-005-CTLFireability-06 5753657 m, 73777 m/sec, 20860053 t fired, .
Time elapsed: 619 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 27 (type EXCL) for BART-COL-005-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ false DISJ
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 624 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 54 (type EXCL) for 53 BART-COL-005-CTLFireability-15
lola: time limit : 1488 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ false DISJ
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 5/1488 4/32 BART-COL-005-CTLFireability-15 516084 m, 103216 m/sec, 1201844 t fired, .
Time elapsed: 629 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ false DISJ
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 10/1488 7/32 BART-COL-005-CTLFireability-15 1012330 m, 99249 m/sec, 2388143 t fired, .
Time elapsed: 634 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ false DISJ
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 15/1488 10/32 BART-COL-005-CTLFireability-15 1493782 m, 96290 m/sec, 3558198 t fired, .
Time elapsed: 639 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ false DISJ
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 20/1488 13/32 BART-COL-005-CTLFireability-15 1965946 m, 94432 m/sec, 4711794 t fired, .
Time elapsed: 644 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ false DISJ
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 25/1488 16/32 BART-COL-005-CTLFireability-15 2418067 m, 90424 m/sec, 5839584 t fired, .
Time elapsed: 649 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ false DISJ
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 30/1488 19/32 BART-COL-005-CTLFireability-15 2868050 m, 89996 m/sec, 6961115 t fired, .
Time elapsed: 654 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ false DISJ
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 35/1488 21/32 BART-COL-005-CTLFireability-15 3312784 m, 88946 m/sec, 8077561 t fired, .
Time elapsed: 659 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ false DISJ
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 40/1488 24/32 BART-COL-005-CTLFireability-15 3752066 m, 87856 m/sec, 9194280 t fired, .
Time elapsed: 664 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ false DISJ
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 45/1488 27/32 BART-COL-005-CTLFireability-15 4192329 m, 88052 m/sec, 10308352 t fired, .
Time elapsed: 669 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ false DISJ
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 50/1488 29/32 BART-COL-005-CTLFireability-15 4623703 m, 86274 m/sec, 11414588 t fired, .
Time elapsed: 674 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ false DISJ
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
54 CTL EXCL 55/1488 32/32 BART-COL-005-CTLFireability-15 5051058 m, 85471 m/sec, 12512603 t fired, .
Time elapsed: 679 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 54 (type EXCL) for BART-COL-005-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ false DISJ
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 684 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 42 (type EXCL) for 41 BART-COL-005-CTLFireability-11
lola: time limit : 2916 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ false DISJ
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 5/2916 7/32 BART-COL-005-CTLFireability-11 801507 m, 160301 m/sec, 1611301 t fired, .
Time elapsed: 689 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ false DISJ
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 10/2916 12/32 BART-COL-005-CTLFireability-11 1519668 m, 143632 m/sec, 3044219 t fired, .
Time elapsed: 694 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ false DISJ
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 15/2916 16/32 BART-COL-005-CTLFireability-11 2156911 m, 127448 m/sec, 4417287 t fired, .
Time elapsed: 699 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ false DISJ
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 20/2916 19/32 BART-COL-005-CTLFireability-11 2623051 m, 93228 m/sec, 5837895 t fired, .
Time elapsed: 704 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ false DISJ
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 25/2916 22/32 BART-COL-005-CTLFireability-11 3064522 m, 88294 m/sec, 7165637 t fired, .
Time elapsed: 709 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ false DISJ
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 30/2916 25/32 BART-COL-005-CTLFireability-11 3503068 m, 87709 m/sec, 8501359 t fired, .
Time elapsed: 714 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ false DISJ
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 35/2916 28/32 BART-COL-005-CTLFireability-11 3917275 m, 82841 m/sec, 9943325 t fired, .
Time elapsed: 719 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ false DISJ
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 40/2916 30/32 BART-COL-005-CTLFireability-11 4307610 m, 78067 m/sec, 11287859 t fired, .
Time elapsed: 724 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 42 (type EXCL) for BART-COL-005-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ false DISJ
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
BART-COL-005-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
BART-COL-005-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 729 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
BART-COL-005-CTLFireability-00: CTL unknown AGGR
BART-COL-005-CTLFireability-01: CTL false CTL model checker
BART-COL-005-CTLFireability-02: DISJ false DISJ
BART-COL-005-CTLFireability-03: CTL unknown AGGR
BART-COL-005-CTLFireability-04: CTL unknown AGGR
BART-COL-005-CTLFireability-05: CTL unknown AGGR
BART-COL-005-CTLFireability-06: CTL unknown AGGR
BART-COL-005-CTLFireability-07: CTL true CTL model checker
BART-COL-005-CTLFireability-08: CTL unknown AGGR
BART-COL-005-CTLFireability-09: CTL true CTL model checker
BART-COL-005-CTLFireability-10: CTL false CTL model checker
BART-COL-005-CTLFireability-11: CTL unknown AGGR
BART-COL-005-CTLFireability-12: EXEF true state space /EXEF
BART-COL-005-CTLFireability-13: CTL unknown AGGR
BART-COL-005-CTLFireability-14: CTL unknown AGGR
BART-COL-005-CTLFireability-15: CTL unknown AGGR
Time elapsed: 729 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="BART-COL-005"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is BART-COL-005, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r006-oct2-167813594700698"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/BART-COL-005.tgz
mv BART-COL-005 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;