About the Execution of LoLA for AirplaneLD-COL-4000
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 7583.020 | 394755.00 | 723043.00 | 20.50 | TFFTTFTFTFFTFTTT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r006-oct2-167813594000235.qcow2', fmt=qcow2 cluster_size=65536 extended_l2=off compression_type=zlib size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 backing_fmt=qcow2 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is AirplaneLD-COL-4000, examination is LTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r006-oct2-167813594000235
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.1M
-rw-r--r-- 1 mcc users 8.2K Feb 26 15:00 CTLCardinality.txt
-rw-r--r-- 1 mcc users 78K Feb 26 15:00 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.1K Feb 26 13:15 CTLFireability.txt
-rw-r--r-- 1 mcc users 55K Feb 26 13:15 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.0K Feb 25 15:31 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 15:31 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Feb 25 15:31 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Feb 25 15:31 LTLFireability.xml
-rw-r--r-- 1 mcc users 17K Feb 26 19:46 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 153K Feb 26 19:46 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.6K Feb 26 17:28 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 62K Feb 26 17:28 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 15:31 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 15:31 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 equiv_pt
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 620K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME AirplaneLD-COL-4000-LTLCardinality-00
FORMULA_NAME AirplaneLD-COL-4000-LTLCardinality-01
FORMULA_NAME AirplaneLD-COL-4000-LTLCardinality-02
FORMULA_NAME AirplaneLD-COL-4000-LTLCardinality-03
FORMULA_NAME AirplaneLD-COL-4000-LTLCardinality-04
FORMULA_NAME AirplaneLD-COL-4000-LTLCardinality-05
FORMULA_NAME AirplaneLD-COL-4000-LTLCardinality-06
FORMULA_NAME AirplaneLD-COL-4000-LTLCardinality-07
FORMULA_NAME AirplaneLD-COL-4000-LTLCardinality-08
FORMULA_NAME AirplaneLD-COL-4000-LTLCardinality-09
FORMULA_NAME AirplaneLD-COL-4000-LTLCardinality-10
FORMULA_NAME AirplaneLD-COL-4000-LTLCardinality-11
FORMULA_NAME AirplaneLD-COL-4000-LTLCardinality-12
FORMULA_NAME AirplaneLD-COL-4000-LTLCardinality-13
FORMULA_NAME AirplaneLD-COL-4000-LTLCardinality-14
FORMULA_NAME AirplaneLD-COL-4000-LTLCardinality-15
=== Now, execution of the tool begins
BK_START 1678289735335
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=LTLCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=AirplaneLD-COL-4000
Not applying reductions.
Model is COL
LTLCardinality PT
[2023-03-08 15:35:37] [INFO ] Running its-tools with arguments : [-pnfolder, ., -examination, LTLCardinality, --reduce-single, STATESPACE]
[2023-03-08 15:35:37] [INFO ] Parsing pnml file : /home/mcc/execution/./model.pnml
[2023-03-08 15:35:37] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2023-03-08 15:35:37] [WARNING] Using fallBack plugin, rng conformance not checked
[2023-03-08 15:35:38] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 757 ms
[2023-03-08 15:35:38] [INFO ] Detected 3 constant HL places corresponding to 12002 PT places.
[2023-03-08 15:35:38] [INFO ] Imported 20 HL places and 15 HL transitions for a total of 28019 PT places and 48012.0 transition bindings in 19 ms.
Parsed 16 properties from file ./LTLCardinality.xml in 18 ms.
[2023-03-08 15:35:38] [INFO ] Unfolded HLPN to a Petri net with 28019 places and 32008 transitions 90020 arcs in 266 ms.
[2023-03-08 15:35:38] [INFO ] Unfolded 16 HLPN properties in 2 ms.
Initial state reduction rules removed 2 formulas.
[2023-03-08 15:35:38] [INFO ] Export to MCC of 16 properties in file ./LTLCardinality.STATESPACE.xml took 11 ms.
[2023-03-08 15:35:38] [INFO ] Export to PNML in file ./model.STATESPACE.pnml of net with 28019 places, 32008 transitions and 90020 arcs took 107 ms.
Total runtime 1445 ms.
starting LoLA
BK_INPUT AirplaneLD-COL-4000
BK_EXAMINATION: LTLCardinality
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution/unfLTLCardinality
LTLCardinality
FORMULA AirplaneLD-COL-4000-LTLCardinality-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-4000-LTLCardinality-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-4000-LTLCardinality-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-4000-LTLCardinality-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-4000-LTLCardinality-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-4000-LTLCardinality-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-4000-LTLCardinality-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-4000-LTLCardinality-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-4000-LTLCardinality-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-4000-LTLCardinality-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-4000-LTLCardinality-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-4000-LTLCardinality-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-4000-LTLCardinality-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-4000-LTLCardinality-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-4000-LTLCardinality-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-4000-LTLCardinality-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678290130090
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/unfLTLCardinality/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/unfLTLCardinality/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/unfLTLCardinality/LTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:433
lola: rewrite Frontend/Parser/formula_rewrite.k:535
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:346
lola: rewrite Frontend/Parser/formula_rewrite.k:421
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:349
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:352
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:379
lola: rewrite Frontend/Parser/formula_rewrite.k:373
lola: rewrite Frontend/Parser/formula_rewrite.k:355
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:430
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:114
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:122
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:421
lola: rewrite Frontend/Parser/formula_rewrite.k:436
lola: rewrite Frontend/Parser/formula_rewrite.k:521
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:421
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: Created skeleton in 1.000000 secs.
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 53 (type SKEL/SRCH) for 0 AirplaneLD-COL-4000-LTLCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 53 (type SKEL/SRCH) for AirplaneLD-COL-4000-LTLCardinality-00
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: LAUNCH task # 54 (type SKEL/SRCH) for 0 AirplaneLD-COL-4000-LTLCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 54 (type SKEL/SRCH) for AirplaneLD-COL-4000-LTLCardinality-00
lola: result : true
lola: markings : 97
lola: fired transitions : 128
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: LAUNCH task # 55 (type SKEL/SRCH) for 13 AirplaneLD-COL-4000-LTLCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 55 (type SKEL/SRCH) for AirplaneLD-COL-4000-LTLCardinality-03
lola: result : true
lola: markings : 449
lola: fired transitions : 1164
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Rule S: 0 transitions removed,0 places removed
lola: LAUNCH task # 56 (type SKEL/SRCH) for 10 AirplaneLD-COL-4000-LTLCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 56 (type SKEL/SRCH) for AirplaneLD-COL-4000-LTLCardinality-02
lola: result : false
lola: markings : 12
lola: fired transitions : 13
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-LTLCardinality-00: CONJ true CONJ
AirplaneLD-COL-4000-LTLCardinality-03: LTL true skeleton: LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-LTLCardinality-01: INITIAL 0 0 0 0 0 0 0 0
AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-04: LTL 0 0 0 0 0 0 0 0
AirplaneLD-COL-4000-LTLCardinality-05: INITIAL 0 0 0 0 0 0 0 0
AirplaneLD-COL-4000-LTLCardinality-06: LTL 0 0 0 0 0 0 0 0
AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 0 0 0 0
AirplaneLD-COL-4000-LTLCardinality-08: LTL 0 0 0 0 0 0 0 0
AirplaneLD-COL-4000-LTLCardinality-09: LTL 0 0 0 0 0 0 0 0
AirplaneLD-COL-4000-LTLCardinality-10: INITIAL 0 0 0 0 0 0 0 0
AirplaneLD-COL-4000-LTLCardinality-11: AG 0 0 0 0 0 0 0 0
AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 0 0 0 0
AirplaneLD-COL-4000-LTLCardinality-13: LTL 0 0 0 0 0 0 0 0
AirplaneLD-COL-4000-LTLCardinality-14: LTL 0 0 0 0 0 0 0 0
AirplaneLD-COL-4000-LTLCardinality-15: LTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 272 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 35 (type CNST) for 34 AirplaneLD-COL-4000-LTLCardinality-10
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 35 (type CNST) for AirplaneLD-COL-4000-LTLCardinality-10
lola: result : false
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: LAUNCH task # 57 (type SKEL/SRCH) for 22 AirplaneLD-COL-4000-LTLCardinality-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 57 (type SKEL/SRCH) for AirplaneLD-COL-4000-LTLCardinality-06
lola: result : true
lola: markings : 485
lola: fired transitions : 1652
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: LAUNCH task # 58 (type SKEL/SRCH) for 40 AirplaneLD-COL-4000-LTLCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 58 (type SKEL/SRCH) for AirplaneLD-COL-4000-LTLCardinality-12
lola: result : false
lola: markings : 12
lola: fired transitions : 13
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: NOTDEADLOCKFREE
lola: LAUNCH task # 63 (type SKEL/SRCH) for 16 AirplaneLD-COL-4000-LTLCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 63 (type SKEL/SRCH) for AirplaneLD-COL-4000-LTLCardinality-04
lola: result : true
lola: markings : 163
lola: fired transitions : 382
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH INITIAL
lola: LAUNCH task # 8 (type CNST) for 7 AirplaneLD-COL-4000-LTLCardinality-01
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 20 (type CNST) for 19 AirplaneLD-COL-4000-LTLCardinality-05
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 20 (type CNST) for AirplaneLD-COL-4000-LTLCardinality-05
lola: result : false
lola: FINISHED task # 8 (type CNST) for AirplaneLD-COL-4000-LTLCardinality-01
lola: result : false
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 61 (type SKEL/FNDP) for 37 AirplaneLD-COL-4000-LTLCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 62 (type SKEL/EQUN) for 37 AirplaneLD-COL-4000-LTLCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 64 (type SKEL/SRCH) for 37 AirplaneLD-COL-4000-LTLCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 65 (type SKEL/SRCH) for 37 AirplaneLD-COL-4000-LTLCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 65 (type SKEL/SRCH) for AirplaneLD-COL-4000-LTLCardinality-11
lola: result : unknown
lola: markings : 3
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 64 (type SKEL/SRCH) for AirplaneLD-COL-4000-LTLCardinality-11
lola: result : false
lola: markings : 3
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 61 (type FNDP) for AirplaneLD-COL-4000-LTLCardinality-11 (obsolete)
lola: CANCELED task # 62 (type EQUN) for AirplaneLD-COL-4000-LTLCardinality-11 (obsolete)
lola: FINISHED task # 61 (type SKEL/FNDP) for AirplaneLD-COL-4000-LTLCardinality-11
lola: result : unknown
lola: fired transitions : 59737
lola: tried executions : 29870
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 62 (type SKEL/EQUN) for AirplaneLD-COL-4000-LTLCardinality-11
lola: result : unknown
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: LAUNCH task # 66 (type SKEL/SRCH) for 28 AirplaneLD-COL-4000-LTLCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 66 (type SKEL/SRCH) for AirplaneLD-COL-4000-LTLCardinality-08
lola: result : true
lola: markings : 537
lola: fired transitions : 1834
lola: time used : 0.000000
lola: memory pages used : 1
lola: planning for (null) stopped (result already fixed).
lola: planning for (null) stopped (result already fixed).
lola: planning for AirplaneLD-COL-4000-LTLCardinality-04 stopped (result already fixed).
lola: planning for AirplaneLD-COL-4000-LTLCardinality-03 stopped (result already fixed).
lola: planning for AirplaneLD-COL-4000-LTLCardinality-06 stopped (result already fixed).
lola: planning for AirplaneLD-COL-4000-LTLCardinality-08 stopped (result already fixed).
lola: planning for AirplaneLD-COL-4000-LTLCardinality-11 stopped (result already fixed).
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: LAUNCH task # 67 (type SKEL/SRCH) for 43 AirplaneLD-COL-4000-LTLCardinality-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 67 (type SKEL/SRCH) for AirplaneLD-COL-4000-LTLCardinality-13
lola: result : true
lola: markings : 497
lola: fired transitions : 1168
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: LAUNCH task # 68 (type SKEL/SRCH) for 25 AirplaneLD-COL-4000-LTLCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 68 (type SKEL/SRCH) for AirplaneLD-COL-4000-LTLCardinality-07
lola: result : false
lola: markings : 12
lola: fired transitions : 13
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: LAUNCH task # 69 (type SKEL/SRCH) for 31 AirplaneLD-COL-4000-LTLCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 69 (type SKEL/SRCH) for AirplaneLD-COL-4000-LTLCardinality-09
lola: result : false
lola: markings : 19
lola: fired transitions : 27
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: LAUNCH task # 70 (type SKEL/SRCH) for 49 AirplaneLD-COL-4000-LTLCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 70 (type SKEL/SRCH) for AirplaneLD-COL-4000-LTLCardinality-15
lola: result : true
lola: markings : 807
lola: fired transitions : 2822
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: LAUNCH task # 71 (type SKEL/SRCH) for 46 AirplaneLD-COL-4000-LTLCardinality-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 71 (type SKEL/SRCH) for AirplaneLD-COL-4000-LTLCardinality-14
lola: result : true
lola: markings : 11
lola: fired transitions : 10
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-LTLCardinality-00: CONJ true CONJ
AirplaneLD-COL-4000-LTLCardinality-01: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-03: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-04: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-05: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-06: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-08: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-10: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-11: AG true skeleton: state space
AirplaneLD-COL-4000-LTLCardinality-13: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-14: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-15: LTL true skeleton: LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 277 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-LTLCardinality-00: CONJ true CONJ
AirplaneLD-COL-4000-LTLCardinality-01: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-03: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-04: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-05: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-06: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-08: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-10: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-11: AG true skeleton: state space
AirplaneLD-COL-4000-LTLCardinality-13: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-14: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-15: LTL true skeleton: LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 282 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-LTLCardinality-00: CONJ true CONJ
AirplaneLD-COL-4000-LTLCardinality-01: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-03: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-04: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-05: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-06: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-08: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-10: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-11: AG true skeleton: state space
AirplaneLD-COL-4000-LTLCardinality-13: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-14: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-15: LTL true skeleton: LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 287 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-LTLCardinality-00: CONJ true CONJ
AirplaneLD-COL-4000-LTLCardinality-01: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-03: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-04: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-05: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-06: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-08: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-10: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-11: AG true skeleton: state space
AirplaneLD-COL-4000-LTLCardinality-13: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-14: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-15: LTL true skeleton: LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 292 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-LTLCardinality-00: CONJ true CONJ
AirplaneLD-COL-4000-LTLCardinality-01: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-03: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-04: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-05: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-06: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-08: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-10: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-11: AG true skeleton: state space
AirplaneLD-COL-4000-LTLCardinality-13: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-14: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-15: LTL true skeleton: LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 297 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-LTLCardinality-00: CONJ true CONJ
AirplaneLD-COL-4000-LTLCardinality-01: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-03: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-04: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-05: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-06: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-08: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-10: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-11: AG true skeleton: state space
AirplaneLD-COL-4000-LTLCardinality-13: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-14: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-15: LTL true skeleton: LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 302 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-LTLCardinality-00: CONJ true CONJ
AirplaneLD-COL-4000-LTLCardinality-01: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-03: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-04: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-05: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-06: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-08: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-10: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-11: AG true skeleton: state space
AirplaneLD-COL-4000-LTLCardinality-13: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-14: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-15: LTL true skeleton: LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 307 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-LTLCardinality-00: CONJ true CONJ
AirplaneLD-COL-4000-LTLCardinality-01: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-03: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-04: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-05: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-06: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-08: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-10: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-11: AG true skeleton: state space
AirplaneLD-COL-4000-LTLCardinality-13: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-14: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-15: LTL true skeleton: LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 312 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-LTLCardinality-00: CONJ true CONJ
AirplaneLD-COL-4000-LTLCardinality-01: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-03: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-04: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-05: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-06: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-08: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-10: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-11: AG true skeleton: state space
AirplaneLD-COL-4000-LTLCardinality-13: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-14: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-15: LTL true skeleton: LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 317 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-LTLCardinality-00: CONJ true CONJ
AirplaneLD-COL-4000-LTLCardinality-01: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-03: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-04: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-05: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-06: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-08: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-10: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-11: AG true skeleton: state space
AirplaneLD-COL-4000-LTLCardinality-13: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-14: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-15: LTL true skeleton: LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 322 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-LTLCardinality-00: CONJ true CONJ
AirplaneLD-COL-4000-LTLCardinality-01: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-03: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-04: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-05: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-06: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-08: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-10: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-11: AG true skeleton: state space
AirplaneLD-COL-4000-LTLCardinality-13: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-14: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-15: LTL true skeleton: LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 327 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-LTLCardinality-00: CONJ true CONJ
AirplaneLD-COL-4000-LTLCardinality-01: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-03: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-04: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-05: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-06: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-08: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-10: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-11: AG true skeleton: state space
AirplaneLD-COL-4000-LTLCardinality-13: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-14: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-15: LTL true skeleton: LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 332 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
lola: planning for AirplaneLD-COL-4000-LTLCardinality-14 stopped (result already fixed).
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-LTLCardinality-00: CONJ true CONJ
AirplaneLD-COL-4000-LTLCardinality-01: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-03: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-04: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-05: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-06: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-08: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-10: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-11: AG true skeleton: state space
AirplaneLD-COL-4000-LTLCardinality-13: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-14: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-15: LTL true skeleton: LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 337 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
lola: planning for AirplaneLD-COL-4000-LTLCardinality-13 stopped (result already fixed).
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-LTLCardinality-00: CONJ true CONJ
AirplaneLD-COL-4000-LTLCardinality-01: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-03: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-04: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-05: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-06: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-08: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-10: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-11: AG true skeleton: state space
AirplaneLD-COL-4000-LTLCardinality-13: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-14: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-15: LTL true skeleton: LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 342 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-LTLCardinality-00: CONJ true CONJ
AirplaneLD-COL-4000-LTLCardinality-01: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-03: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-04: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-05: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-06: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-08: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-10: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-11: AG true skeleton: state space
AirplaneLD-COL-4000-LTLCardinality-13: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-14: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-15: LTL true skeleton: LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 347 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-LTLCardinality-00: CONJ true CONJ
AirplaneLD-COL-4000-LTLCardinality-01: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-03: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-04: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-05: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-06: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-08: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-10: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-11: AG true skeleton: state space
AirplaneLD-COL-4000-LTLCardinality-13: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-14: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-15: LTL true skeleton: LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 352 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-LTLCardinality-00: CONJ true CONJ
AirplaneLD-COL-4000-LTLCardinality-01: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-03: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-04: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-05: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-06: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-08: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-10: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-11: AG true skeleton: state space
AirplaneLD-COL-4000-LTLCardinality-13: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-14: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-15: LTL true skeleton: LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-LTLCardinality-02: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 357 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
lola: LAUNCH task # 11 (type EXCL) for 10 AirplaneLD-COL-4000-LTLCardinality-02
lola: time limit : 809 sec
lola: memory limit: 32 pages
lola: FINISHED task # 11 (type EXCL) for AirplaneLD-COL-4000-LTLCardinality-02
lola: result : false
lola: markings : 72
lola: fired transitions : 73
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-LTLCardinality-00: CONJ true CONJ
AirplaneLD-COL-4000-LTLCardinality-01: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-02: LTL false LTL model checker
AirplaneLD-COL-4000-LTLCardinality-03: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-04: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-05: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-06: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-08: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-10: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-11: AG true skeleton: state space
AirplaneLD-COL-4000-LTLCardinality-13: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-14: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-15: LTL true skeleton: LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 362 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-LTLCardinality-00: CONJ true CONJ
AirplaneLD-COL-4000-LTLCardinality-01: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-02: LTL false LTL model checker
AirplaneLD-COL-4000-LTLCardinality-03: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-04: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-05: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-06: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-08: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-10: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-11: AG true skeleton: state space
AirplaneLD-COL-4000-LTLCardinality-13: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-14: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-15: LTL true skeleton: LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 367 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
lola: planning for AirplaneLD-COL-4000-LTLCardinality-15 stopped (result already fixed).
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-LTLCardinality-00: CONJ true CONJ
AirplaneLD-COL-4000-LTLCardinality-01: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-02: LTL false LTL model checker
AirplaneLD-COL-4000-LTLCardinality-03: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-04: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-05: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-06: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-08: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-10: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-11: AG true skeleton: state space
AirplaneLD-COL-4000-LTLCardinality-13: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-14: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-15: LTL true skeleton: LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 373 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-LTLCardinality-00: CONJ true CONJ
AirplaneLD-COL-4000-LTLCardinality-01: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-02: LTL false LTL model checker
AirplaneLD-COL-4000-LTLCardinality-03: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-04: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-05: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-06: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-08: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-10: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-11: AG true skeleton: state space
AirplaneLD-COL-4000-LTLCardinality-13: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-14: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-15: LTL true skeleton: LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 378 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-LTLCardinality-00: CONJ true CONJ
AirplaneLD-COL-4000-LTLCardinality-01: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-02: LTL false LTL model checker
AirplaneLD-COL-4000-LTLCardinality-03: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-04: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-05: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-06: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-08: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-10: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-11: AG true skeleton: state space
AirplaneLD-COL-4000-LTLCardinality-13: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-14: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-15: LTL true skeleton: LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 383 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-LTLCardinality-00: CONJ true CONJ
AirplaneLD-COL-4000-LTLCardinality-01: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-02: LTL false LTL model checker
AirplaneLD-COL-4000-LTLCardinality-03: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-04: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-05: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-06: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-08: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-10: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-11: AG true skeleton: state space
AirplaneLD-COL-4000-LTLCardinality-13: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-14: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-15: LTL true skeleton: LTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-LTLCardinality-07: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-09: LTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-LTLCardinality-12: LTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 388 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
lola: LAUNCH task # 26 (type EXCL) for 25 AirplaneLD-COL-4000-LTLCardinality-07
lola: time limit : 1070 sec
lola: memory limit: 32 pages
lola: FINISHED task # 26 (type EXCL) for AirplaneLD-COL-4000-LTLCardinality-07
lola: result : false
lola: markings : 10
lola: fired transitions : 11
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 32 (type EXCL) for 31 AirplaneLD-COL-4000-LTLCardinality-09
lola: time limit : 1605 sec
lola: memory limit: 32 pages
lola: FINISHED task # 32 (type EXCL) for AirplaneLD-COL-4000-LTLCardinality-09
lola: result : false
lola: markings : 19
lola: fired transitions : 27
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 41 (type EXCL) for 40 AirplaneLD-COL-4000-LTLCardinality-12
lola: time limit : 3210 sec
lola: memory limit: 32 pages
lola: FINISHED task # 41 (type EXCL) for AirplaneLD-COL-4000-LTLCardinality-12
lola: result : false
lola: markings : 10
lola: fired transitions : 11
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open formulas
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-LTLCardinality-00: CONJ true CONJ
AirplaneLD-COL-4000-LTLCardinality-01: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-02: LTL false LTL model checker
AirplaneLD-COL-4000-LTLCardinality-03: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-04: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-05: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-06: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-07: LTL false LTL model checker
AirplaneLD-COL-4000-LTLCardinality-08: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-09: LTL false LTL model checker
AirplaneLD-COL-4000-LTLCardinality-10: INITIAL false preprocessing
AirplaneLD-COL-4000-LTLCardinality-11: AG true skeleton: state space
AirplaneLD-COL-4000-LTLCardinality-12: LTL false LTL model checker
AirplaneLD-COL-4000-LTLCardinality-13: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-14: LTL true skeleton: LTL model checker
AirplaneLD-COL-4000-LTLCardinality-15: LTL true skeleton: LTL model checker
Time elapsed: 390 secs. Pages in use: 1
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="AirplaneLD-COL-4000"
export BK_EXAMINATION="LTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is AirplaneLD-COL-4000, examination is LTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r006-oct2-167813594000235"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/AirplaneLD-COL-4000.tgz
mv AirplaneLD-COL-4000 execution
cd execution
if [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "UpperBounds" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] || [ "LTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "LTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "LTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "LTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property LTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "LTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "LTLCardinality" = "ReachabilityDeadlock" ] || [ "LTLCardinality" = "QuasiLiveness" ] || [ "LTLCardinality" = "StableMarking" ] || [ "LTLCardinality" = "Liveness" ] || [ "LTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME LTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;