About the Execution of LoLA for AirplaneLD-COL-4000
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16221.947 | 852018.00 | 1386646.00 | 5852.30 | TT??F?F?TFF??TT? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r006-oct2-167813594000233.qcow2', fmt=qcow2 cluster_size=65536 extended_l2=off compression_type=zlib size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 backing_fmt=qcow2 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
......................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is AirplaneLD-COL-4000, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r006-oct2-167813594000233
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.1M
-rw-r--r-- 1 mcc users 8.2K Feb 26 15:00 CTLCardinality.txt
-rw-r--r-- 1 mcc users 78K Feb 26 15:00 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.1K Feb 26 13:15 CTLFireability.txt
-rw-r--r-- 1 mcc users 55K Feb 26 13:15 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:40 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.5K Jan 29 11:40 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.0K Feb 25 15:31 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 15:31 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Feb 25 15:31 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Feb 25 15:31 LTLFireability.xml
-rw-r--r-- 1 mcc users 17K Feb 26 19:46 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 153K Feb 26 19:46 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.6K Feb 26 17:28 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 62K Feb 26 17:28 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 15:31 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 15:31 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 equiv_pt
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 instance
-rw-r--r-- 1 mcc users 5 Mar 5 18:22 iscolored
-rw-r--r-- 1 mcc users 620K Mar 5 18:22 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME AirplaneLD-COL-4000-CTLCardinality-00
FORMULA_NAME AirplaneLD-COL-4000-CTLCardinality-01
FORMULA_NAME AirplaneLD-COL-4000-CTLCardinality-02
FORMULA_NAME AirplaneLD-COL-4000-CTLCardinality-03
FORMULA_NAME AirplaneLD-COL-4000-CTLCardinality-04
FORMULA_NAME AirplaneLD-COL-4000-CTLCardinality-05
FORMULA_NAME AirplaneLD-COL-4000-CTLCardinality-06
FORMULA_NAME AirplaneLD-COL-4000-CTLCardinality-07
FORMULA_NAME AirplaneLD-COL-4000-CTLCardinality-08
FORMULA_NAME AirplaneLD-COL-4000-CTLCardinality-09
FORMULA_NAME AirplaneLD-COL-4000-CTLCardinality-10
FORMULA_NAME AirplaneLD-COL-4000-CTLCardinality-11
FORMULA_NAME AirplaneLD-COL-4000-CTLCardinality-12
FORMULA_NAME AirplaneLD-COL-4000-CTLCardinality-13
FORMULA_NAME AirplaneLD-COL-4000-CTLCardinality-14
FORMULA_NAME AirplaneLD-COL-4000-CTLCardinality-15
=== Now, execution of the tool begins
BK_START 1678289645928
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=AirplaneLD-COL-4000
Not applying reductions.
Model is COL
CTLCardinality PT
[2023-03-08 15:34:08] [INFO ] Running its-tools with arguments : [-pnfolder, ., -examination, CTLCardinality, --reduce-single, STATESPACE]
[2023-03-08 15:34:08] [INFO ] Parsing pnml file : /home/mcc/execution/./model.pnml
[2023-03-08 15:34:08] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2023-03-08 15:34:08] [WARNING] Using fallBack plugin, rng conformance not checked
[2023-03-08 15:34:09] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 1055 ms
[2023-03-08 15:34:09] [INFO ] Detected 3 constant HL places corresponding to 12002 PT places.
[2023-03-08 15:34:09] [INFO ] Imported 20 HL places and 15 HL transitions for a total of 28019 PT places and 48012.0 transition bindings in 21 ms.
Parsed 16 properties from file ./CTLCardinality.xml in 50 ms.
[2023-03-08 15:34:09] [INFO ] Unfolded HLPN to a Petri net with 28019 places and 32008 transitions 90020 arcs in 329 ms.
[2023-03-08 15:34:09] [INFO ] Unfolded 16 HLPN properties in 17 ms.
[2023-03-08 15:34:10] [INFO ] Export to MCC of 16 properties in file ./CTLCardinality.STATESPACE.xml took 89 ms.
[2023-03-08 15:34:10] [INFO ] Export to PNML in file ./model.STATESPACE.pnml of net with 28019 places, 32008 transitions and 90020 arcs took 152 ms.
Total runtime 2140 ms.
starting LoLA
BK_INPUT AirplaneLD-COL-4000
BK_EXAMINATION: CTLCardinality
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution/unfCTLCardinality
FORMULA AirplaneLD-COL-4000-CTLCardinality-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-4000-CTLCardinality-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-4000-CTLCardinality-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-4000-CTLCardinality-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-4000-CTLCardinality-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-4000-CTLCardinality-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-4000-CTLCardinality-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-4000-CTLCardinality-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA AirplaneLD-COL-4000-CTLCardinality-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1678290497946
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/unfCTLCardinality/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/unfCTLCardinality/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/unfCTLCardinality/CTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:196
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:287
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:122
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:183
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:122
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:135
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:183
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:135
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:115
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:123
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 70 (type SKEL/FNDP) for 18 AirplaneLD-COL-4000-CTLCardinality-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 71 (type SKEL/EQUN) for 18 AirplaneLD-COL-4000-CTLCardinality-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 72 (type SKEL/SRCH) for 18 AirplaneLD-COL-4000-CTLCardinality-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 73 (type SKEL/SRCH) for 18 AirplaneLD-COL-4000-CTLCardinality-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 72 (type SKEL/SRCH) for AirplaneLD-COL-4000-CTLCardinality-06
lola: result : true
lola: markings : 4
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 70 (type FNDP) for AirplaneLD-COL-4000-CTLCardinality-06 (obsolete)
lola: CANCELED task # 71 (type EQUN) for AirplaneLD-COL-4000-CTLCardinality-06 (obsolete)
lola: CANCELED task # 73 (type SRCH) for AirplaneLD-COL-4000-CTLCardinality-06 (obsolete)
lola: FINISHED task # 70 (type SKEL/FNDP) for AirplaneLD-COL-4000-CTLCardinality-06
lola: result : true
lola: fired transitions : 2
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/unfCTLCardinality/CTLCardinality-71.sara.
lola: FINISHED task # 71 (type SKEL/EQUN) for AirplaneLD-COL-4000-CTLCardinality-06
lola: result : true
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 74 (type SKEL/SRCH) for 6 AirplaneLD-COL-4000-CTLCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 74 (type SKEL/SRCH) for AirplaneLD-COL-4000-CTLCardinality-02
lola: result : true
lola: markings : 11
lola: fired transitions : 10
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 1.000000 secs.
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 75 (type SKEL/SRCH) for 18 AirplaneLD-COL-4000-CTLCardinality-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 75 (type SKEL/SRCH) for AirplaneLD-COL-4000-CTLCardinality-06
lola: result : false
lola: markings : 474
lola: fired transitions : 1609
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: Rule S: 0 transitions removed,0 places removed
lola: LAUNCH task # 76 (type SKEL/SRCH) for 34 AirplaneLD-COL-4000-CTLCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 76 (type SKEL/SRCH) for AirplaneLD-COL-4000-CTLCardinality-10
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-CTLCardinality-06: CONJ false skeleton: CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-CTLCardinality-00: CTL 0 0 0 0 0 0 0 0
AirplaneLD-COL-4000-CTLCardinality-01: INITIAL 0 0 0 0 0 0 0 0
AirplaneLD-COL-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-04: INITIAL 0 0 0 0 0 0 0 0
AirplaneLD-COL-4000-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-08: INITIAL 0 0 0 0 0 0 0 0
AirplaneLD-COL-4000-CTLCardinality-09: INITIAL 0 0 0 0 0 0 0 0
AirplaneLD-COL-4000-CTLCardinality-10: CONJ 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-12: CTL 0 0 0 0 0 0 0 0
AirplaneLD-COL-4000-CTLCardinality-13: DISJ 0 0 0 0 0 0 0 0
AirplaneLD-COL-4000-CTLCardinality-14: DISJ 0 0 0 0 0 0 0 0
AirplaneLD-COL-4000-CTLCardinality-15: CTL 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 644 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 4 (type CNST) for 3 AirplaneLD-COL-4000-CTLCardinality-01
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 4 (type CNST) for AirplaneLD-COL-4000-CTLCardinality-01
lola: result : true
lola: LAUNCH INITIAL
lola: LAUNCH task # 29 (type CNST) for 28 AirplaneLD-COL-4000-CTLCardinality-08
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 32 (type CNST) for 31 AirplaneLD-COL-4000-CTLCardinality-09
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 32 (type CNST) for AirplaneLD-COL-4000-CTLCardinality-09
lola: result : false
lola: FINISHED task # 29 (type CNST) for AirplaneLD-COL-4000-CTLCardinality-08
lola: result : true
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 78 (type SKEL/SRCH) for 47 AirplaneLD-COL-4000-CTLCardinality-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 78 (type SKEL/SRCH) for AirplaneLD-COL-4000-CTLCardinality-13
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH INITIAL
lola: LAUNCH task # 13 (type CNST) for 12 AirplaneLD-COL-4000-CTLCardinality-04
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH task # 80 (type SKEL/SRCH) for 34 AirplaneLD-COL-4000-CTLCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 13 (type CNST) for AirplaneLD-COL-4000-CTLCardinality-04
lola: result : false
lola: FINISHED task # 80 (type SKEL/SRCH) for AirplaneLD-COL-4000-CTLCardinality-10
lola: result : false
lola: markings : 485
lola: fired transitions : 1621
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 1.000000 secs.
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: planning for (null) stopped (result already fixed).
lola: planning for (null) stopped (result already fixed).
lola: planning for (null) stopped (result already fixed).
lola: planning for (null) stopped (result already fixed).
lola: planning for (null) stopped (result already fixed).
lola: planning for (null) stopped (result already fixed).
lola: planning for (null) stopped (result already fixed).
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: LAUNCH task # 82 (type SKEL/SRCH) for 58 AirplaneLD-COL-4000-CTLCardinality-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 82 (type SKEL/SRCH) for AirplaneLD-COL-4000-CTLCardinality-14
lola: result : false
lola: markings : 62
lola: fired transitions : 67
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-CTLCardinality-01: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-04: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-06: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-08: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-09: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-10: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-13: DISJ true skeleton: state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-14: DISJ 0 0 0 0 2 0 0 0
AirplaneLD-COL-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 649 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-CTLCardinality-01: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-04: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-06: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-08: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-09: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-10: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-13: DISJ true skeleton: state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-14: DISJ 0 0 0 0 2 0 0 0
AirplaneLD-COL-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 654 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-CTLCardinality-01: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-04: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-06: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-08: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-09: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-10: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-13: DISJ true skeleton: state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-14: DISJ 0 0 0 0 2 0 0 0
AirplaneLD-COL-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 659 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-CTLCardinality-01: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-04: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-06: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-08: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-09: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-10: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-13: DISJ true skeleton: state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-14: DISJ 0 0 0 0 2 0 0 0
AirplaneLD-COL-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 664 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-CTLCardinality-01: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-04: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-06: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-08: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-09: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-10: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-13: DISJ true skeleton: state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-14: DISJ 0 0 0 0 2 0 0 0
AirplaneLD-COL-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 669 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-CTLCardinality-01: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-04: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-06: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-08: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-09: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-10: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-13: DISJ true skeleton: state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-14: DISJ 0 0 0 0 2 0 0 0
AirplaneLD-COL-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 674 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-CTLCardinality-01: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-04: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-06: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-08: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-09: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-10: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-13: DISJ true skeleton: state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-14: DISJ 0 0 0 0 2 0 0 0
AirplaneLD-COL-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 679 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-CTLCardinality-01: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-04: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-06: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-08: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-09: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-10: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-13: DISJ true skeleton: state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-14: DISJ 0 0 0 0 2 0 0 0
AirplaneLD-COL-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 684 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-CTLCardinality-01: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-04: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-06: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-08: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-09: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-10: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-13: DISJ true skeleton: state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-14: DISJ 0 0 0 0 2 0 0 0
AirplaneLD-COL-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 689 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-CTLCardinality-01: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-04: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-06: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-08: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-09: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-10: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-13: DISJ true skeleton: state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-14: DISJ 0 0 0 0 2 0 0 0
AirplaneLD-COL-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 694 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-CTLCardinality-01: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-04: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-06: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-08: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-09: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-10: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-13: DISJ true skeleton: state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-14: DISJ 0 0 0 0 2 0 0 0
AirplaneLD-COL-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 699 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-CTLCardinality-01: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-04: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-06: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-08: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-09: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-10: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-13: DISJ true skeleton: state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-14: DISJ 0 0 0 0 2 0 0 0
AirplaneLD-COL-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 704 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-CTLCardinality-01: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-04: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-06: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-08: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-09: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-10: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-13: DISJ true skeleton: state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-14: DISJ 0 0 0 0 2 0 0 0
AirplaneLD-COL-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 709 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-CTLCardinality-01: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-04: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-06: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-08: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-09: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-10: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-13: DISJ true skeleton: state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-14: DISJ 0 0 0 0 2 0 0 0
AirplaneLD-COL-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 714 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-CTLCardinality-01: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-04: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-06: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-08: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-09: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-10: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-13: DISJ true skeleton: state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-CTLCardinality-00: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-14: DISJ 0 0 0 0 2 0 0 0
AirplaneLD-COL-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 719 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 1 (type EXCL) for 0 AirplaneLD-COL-4000-CTLCardinality-00
lola: time limit : 319 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-CTLCardinality-01: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-04: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-06: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-08: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-09: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-10: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-13: DISJ true skeleton: state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-CTLCardinality-00: CTL 0 0 1 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-14: DISJ 0 0 0 0 2 0 0 0
AirplaneLD-COL-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 3/319 1/32 AirplaneLD-COL-4000-CTLCardinality-00 5665 m, 1133 m/sec, 5665 t fired, .
Time elapsed: 724 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-CTLCardinality-01: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-04: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-06: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-08: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-09: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-10: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-13: DISJ true skeleton: state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-CTLCardinality-00: CTL 0 0 1 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-14: DISJ 0 0 0 0 2 0 0 0
AirplaneLD-COL-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 8/319 3/32 AirplaneLD-COL-4000-CTLCardinality-00 15001 m, 1867 m/sec, 15000 t fired, .
Time elapsed: 729 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 1 (type EXCL) for AirplaneLD-COL-4000-CTLCardinality-00
lola: result : true
lola: markings : 16004
lola: fired transitions : 16003
lola: time used : 9.000000
lola: memory pages used : 4
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-CTLCardinality-00: CTL true CTL model checker
AirplaneLD-COL-4000-CTLCardinality-01: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-04: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-06: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-08: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-09: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-10: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-13: DISJ true skeleton: state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-14: DISJ 0 0 0 0 2 0 0 0
AirplaneLD-COL-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 734 secs. Pages in use: 4
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-CTLCardinality-00: CTL true CTL model checker
AirplaneLD-COL-4000-CTLCardinality-01: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-04: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-06: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-08: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-09: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-10: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-13: DISJ true skeleton: state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-14: DISJ 0 0 0 0 2 0 0 0
AirplaneLD-COL-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 739 secs. Pages in use: 4
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-CTLCardinality-00: CTL true CTL model checker
AirplaneLD-COL-4000-CTLCardinality-01: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-04: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-06: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-08: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-09: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-10: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-13: DISJ true skeleton: state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-14: DISJ 0 0 0 0 2 0 0 0
AirplaneLD-COL-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 744 secs. Pages in use: 4
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-CTLCardinality-00: CTL true CTL model checker
AirplaneLD-COL-4000-CTLCardinality-01: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-04: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-06: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-08: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-09: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-10: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-13: DISJ true skeleton: state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-14: DISJ 0 0 0 0 2 0 0 0
AirplaneLD-COL-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 749 secs. Pages in use: 4
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-CTLCardinality-00: CTL true CTL model checker
AirplaneLD-COL-4000-CTLCardinality-01: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-04: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-06: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-08: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-09: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-10: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-13: DISJ true skeleton: state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-14: DISJ 0 0 0 0 2 0 0 0
AirplaneLD-COL-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 754 secs. Pages in use: 4
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-CTLCardinality-00: CTL true CTL model checker
AirplaneLD-COL-4000-CTLCardinality-01: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-04: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-06: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-08: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-09: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-10: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-13: DISJ true skeleton: state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-14: DISJ 0 0 0 0 2 0 0 0
AirplaneLD-COL-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 759 secs. Pages in use: 4
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-CTLCardinality-00: CTL true CTL model checker
AirplaneLD-COL-4000-CTLCardinality-01: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-04: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-06: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-08: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-09: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-10: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-13: DISJ true skeleton: state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-14: DISJ 0 0 0 0 2 0 0 0
AirplaneLD-COL-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 764 secs. Pages in use: 4
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-CTLCardinality-00: CTL true CTL model checker
AirplaneLD-COL-4000-CTLCardinality-01: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-04: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-06: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-08: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-09: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-10: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-13: DISJ true skeleton: state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-14: DISJ 0 0 0 0 2 0 0 0
AirplaneLD-COL-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 769 secs. Pages in use: 4
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-CTLCardinality-00: CTL true CTL model checker
AirplaneLD-COL-4000-CTLCardinality-01: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-04: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-06: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-08: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-09: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-10: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-13: DISJ true skeleton: state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-07: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-14: DISJ 0 0 0 0 2 0 0 0
AirplaneLD-COL-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 774 secs. Pages in use: 4
# running tasks: 0 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: planning for (null) stopped (result already fixed).
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-CTLCardinality-00: CTL true CTL model checker
AirplaneLD-COL-4000-CTLCardinality-01: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-04: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-06: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-08: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-09: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-10: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-13: DISJ true skeleton: state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-07: CTL 1 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-14: DISJ 0 0 0 0 3 0 0 0
AirplaneLD-COL-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 779 secs. Pages in use: 4
# running tasks: 0 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-CTLCardinality-00: CTL true CTL model checker
AirplaneLD-COL-4000-CTLCardinality-01: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-04: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-06: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-08: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-09: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-10: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-13: DISJ true skeleton: state space / EG
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-CTLCardinality-02: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-07: CTL 1 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-14: DISJ 1 0 0 0 3 0 0 0
AirplaneLD-COL-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 784 secs. Pages in use: 4
# running tasks: 0 of 4 Visible: 16
lola: LAUNCH task # 61 (type EXCL) for 58 AirplaneLD-COL-4000-CTLCardinality-14
lola: time limit : 351 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: FINISHED task # 61 (type EXCL) for AirplaneLD-COL-4000-CTLCardinality-14
lola: result : true
lola: markings : 14
lola: fired transitions : 19
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 26 (type EXCL) for 25 AirplaneLD-COL-4000-CTLCardinality-07
lola: time limit : 402 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-CTLCardinality-00: CTL true CTL model checker
AirplaneLD-COL-4000-CTLCardinality-01: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-04: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-06: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-08: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-09: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-10: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-13: DISJ true skeleton: state space / EG
AirplaneLD-COL-4000-CTLCardinality-14: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-CTLCardinality-02: CTL 1 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 5/402 4/32 AirplaneLD-COL-4000-CTLCardinality-07 16005 m, 3201 m/sec, 16004 t fired, .
Time elapsed: 790 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-CTLCardinality-00: CTL true CTL model checker
AirplaneLD-COL-4000-CTLCardinality-01: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-04: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-06: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-08: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-09: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-10: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-13: DISJ true skeleton: state space / EG
AirplaneLD-COL-4000-CTLCardinality-14: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-CTLCardinality-02: CTL 1 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 11/402 4/32 AirplaneLD-COL-4000-CTLCardinality-07 16005 m, 0 m/sec, 16004 t fired, .
Time elapsed: 796 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-CTLCardinality-00: CTL true CTL model checker
AirplaneLD-COL-4000-CTLCardinality-01: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-04: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-06: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-08: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-09: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-10: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-13: DISJ true skeleton: state space / EG
AirplaneLD-COL-4000-CTLCardinality-14: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 21/402 4/32 AirplaneLD-COL-4000-CTLCardinality-07 16005 m, 0 m/sec, 16004 t fired, .
Time elapsed: 806 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-CTLCardinality-00: CTL true CTL model checker
AirplaneLD-COL-4000-CTLCardinality-01: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-04: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-06: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-08: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-09: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-10: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-13: DISJ true skeleton: state space / EG
AirplaneLD-COL-4000-CTLCardinality-14: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 26/402 4/32 AirplaneLD-COL-4000-CTLCardinality-07 16005 m, 0 m/sec, 16004 t fired, .
Time elapsed: 811 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-CTLCardinality-00: CTL true CTL model checker
AirplaneLD-COL-4000-CTLCardinality-01: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-04: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-06: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-08: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-09: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-10: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-13: DISJ true skeleton: state space / EG
AirplaneLD-COL-4000-CTLCardinality-14: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 31/402 4/32 AirplaneLD-COL-4000-CTLCardinality-07 16005 m, 0 m/sec, 16004 t fired, .
Time elapsed: 816 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-CTLCardinality-00: CTL true CTL model checker
AirplaneLD-COL-4000-CTLCardinality-01: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-04: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-06: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-08: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-09: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-10: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-13: DISJ true skeleton: state space / EG
AirplaneLD-COL-4000-CTLCardinality-14: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 36/402 4/32 AirplaneLD-COL-4000-CTLCardinality-07 16005 m, 0 m/sec, 16004 t fired, .
Time elapsed: 821 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-CTLCardinality-00: CTL true CTL model checker
AirplaneLD-COL-4000-CTLCardinality-01: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-04: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-06: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-08: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-09: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-10: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-13: DISJ true skeleton: state space / EG
AirplaneLD-COL-4000-CTLCardinality-14: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-05: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 41/402 4/32 AirplaneLD-COL-4000-CTLCardinality-07 16005 m, 0 m/sec, 16004 t fired, .
Time elapsed: 826 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-CTLCardinality-00: CTL true CTL model checker
AirplaneLD-COL-4000-CTLCardinality-01: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-04: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-06: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-08: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-09: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-10: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-13: DISJ true skeleton: state space / EG
AirplaneLD-COL-4000-CTLCardinality-14: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-03: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-05: CTL 1 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 46/402 4/32 AirplaneLD-COL-4000-CTLCardinality-07 16005 m, 0 m/sec, 16004 t fired, .
Time elapsed: 831 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-CTLCardinality-00: CTL true CTL model checker
AirplaneLD-COL-4000-CTLCardinality-01: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-04: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-06: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-08: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-09: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-10: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-13: DISJ true skeleton: state space / EG
AirplaneLD-COL-4000-CTLCardinality-14: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-03: CTL 1 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 51/402 4/32 AirplaneLD-COL-4000-CTLCardinality-07 16005 m, 0 m/sec, 16004 t fired, .
Time elapsed: 836 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
AirplaneLD-COL-4000-CTLCardinality-00: CTL true CTL model checker
AirplaneLD-COL-4000-CTLCardinality-01: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-04: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-06: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-08: INITIAL true preprocessing
AirplaneLD-COL-4000-CTLCardinality-09: INITIAL false preprocessing
AirplaneLD-COL-4000-CTLCardinality-10: CONJ false skeleton: CTL model checker
AirplaneLD-COL-4000-CTLCardinality-13: DISJ true skeleton: state space / EG
AirplaneLD-COL-4000-CTLCardinality-14: DISJ true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
AirplaneLD-COL-4000-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-03: CTL 1 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-05: CTL 0 1 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-07: CTL 0 0 1 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-11: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-12: CTL 0 0 0 0 1 0 0 0
AirplaneLD-COL-4000-CTLCardinality-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
26 CTL EXCL 56/402 4/32 AirplaneLD-COL-4000-CTLCardinality-07 16005 m, 0 m/sec, 16004 t fired, .
Time elapsed: 841 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
/home/mcc/BenchKit/bin//../lola/bin//../BenchKit_head.sh: line 63: 444 Killed lola --conf=$BIN_DIR/configfiles/ctlcardinalityconf --formula=$DIR/CTLCardinality.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="AirplaneLD-COL-4000"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is AirplaneLD-COL-4000, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r006-oct2-167813594000233"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/AirplaneLD-COL-4000.tgz
mv AirplaneLD-COL-4000 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;