Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r519-tall-167987245300418.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is PGCD-COL-D04N050, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r519-tall-167987245300418
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 448K
-rw-r--r-- 1 mcc users 6.3K Mar 23 15:24 CTLCardinality.txt
-rw-r--r-- 1 mcc users 69K Mar 23 15:24 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.5K Mar 23 15:20 CTLFireability.txt
-rw-r--r-- 1 mcc users 53K Mar 23 15:20 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K Mar 23 07:07 LTLCardinality.txt
-rw-r--r-- 1 mcc users 30K Mar 23 07:07 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Mar 23 07:07 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Mar 23 07:07 LTLFireability.xml
-rw-r--r-- 1 mcc users 1 Mar 26 22:42 NewModel
-rw-r--r-- 1 mcc users 9.6K Mar 23 15:26 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 103K Mar 23 15:26 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.2K Mar 23 15:26 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 79K Mar 23 15:26 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Mar 23 07:07 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Mar 23 07:07 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 26 22:42 equiv_pt
-rw-r--r-- 1 mcc users 8 Mar 26 22:42 instance
-rw-r--r-- 1 mcc users 5 Mar 26 22:42 iscolored
-rw-r--r-- 1 mcc users 11K Mar 31 16:48 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME PGCD-COL-D04N050-CTLFireability-00
FORMULA_NAME PGCD-COL-D04N050-CTLFireability-01
FORMULA_NAME PGCD-COL-D04N050-CTLFireability-02
FORMULA_NAME PGCD-COL-D04N050-CTLFireability-03
FORMULA_NAME PGCD-COL-D04N050-CTLFireability-04
FORMULA_NAME PGCD-COL-D04N050-CTLFireability-05
FORMULA_NAME PGCD-COL-D04N050-CTLFireability-06
FORMULA_NAME PGCD-COL-D04N050-CTLFireability-07
FORMULA_NAME PGCD-COL-D04N050-CTLFireability-08
FORMULA_NAME PGCD-COL-D04N050-CTLFireability-09
FORMULA_NAME PGCD-COL-D04N050-CTLFireability-10
FORMULA_NAME PGCD-COL-D04N050-CTLFireability-11
FORMULA_NAME PGCD-COL-D04N050-CTLFireability-12
FORMULA_NAME PGCD-COL-D04N050-CTLFireability-13
FORMULA_NAME PGCD-COL-D04N050-CTLFireability-14
FORMULA_NAME PGCD-COL-D04N050-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1680814654962

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=PGCD-COL-D04N050
Applying reductions before tool lola
Invoking reducer
Running Version 202304061127
[2023-04-06 20:57:36] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-04-06 20:57:36] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-04-06 20:57:36] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2023-04-06 20:57:36] [WARNING] Using fallBack plugin, rng conformance not checked
[2023-04-06 20:57:37] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 552 ms
[2023-04-06 20:57:37] [INFO ] Imported 3 HL places and 3 HL transitions for a total of 15 PT places and 15.0 transition bindings in 16 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 13 ms.
[2023-04-06 20:57:37] [INFO ] Built PT skeleton of HLPN with 3 places and 3 transitions 14 arcs in 4 ms.
[2023-04-06 20:57:37] [INFO ] Skeletonized 16 HLPN properties in 1 ms.
Computed a total of 0 stabilizing places and 0 stable transitions
All 16 properties of the HLPN use transition enablings in a way that makes the skeleton too coarse.
Arc [2:1*[(MOD (ADD $x 1) 5)]] contains successor/predecessor on variables of sort CD
[2023-04-06 20:57:37] [INFO ] Unfolded HLPN to a Petri net with 15 places and 15 transitions 70 arcs in 6 ms.
[2023-04-06 20:57:37] [INFO ] Unfolded 16 HLPN properties in 1 ms.
Initial state reduction rules removed 2 formulas.
FORMULA PGCD-COL-D04N050-CTLFireability-01 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA PGCD-COL-D04N050-CTLFireability-13 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 15 out of 15 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 15/15 places, 15/15 transitions.
Applied a total of 0 rules in 5 ms. Remains 15 /15 variables (removed 0) and now considering 15/15 (removed 0) transitions.
// Phase 1: matrix 15 rows 15 cols
[2023-04-06 20:57:37] [INFO ] Computed 6 invariants in 4 ms
[2023-04-06 20:57:37] [INFO ] Dead Transitions using invariants and state equation in 147 ms found 0 transitions.
[2023-04-06 20:57:37] [INFO ] Invariant cache hit.
[2023-04-06 20:57:37] [INFO ] Implicit Places using invariants in 33 ms returned []
[2023-04-06 20:57:37] [INFO ] Invariant cache hit.
[2023-04-06 20:57:37] [INFO ] State equation strengthened by 5 read => feed constraints.
[2023-04-06 20:57:37] [INFO ] Implicit Places using invariants and state equation in 40 ms returned []
Implicit Place search using SMT with State Equation took 76 ms to find 0 implicit places.
[2023-04-06 20:57:37] [INFO ] Invariant cache hit.
[2023-04-06 20:57:37] [INFO ] Dead Transitions using invariants and state equation in 34 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 305 ms. Remains : 15/15 places, 15/15 transitions.
Support contains 15 out of 15 places after structural reductions.
[2023-04-06 20:57:37] [INFO ] Flatten gal took : 19 ms
[2023-04-06 20:57:37] [INFO ] Flatten gal took : 10 ms
[2023-04-06 20:57:37] [INFO ] Input system was already deterministic with 15 transitions.
Incomplete random walk after 10021 steps, including 2 resets, run finished after 66 ms. (steps per millisecond=151 ) properties (out of 25) seen :20
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 69 ms. (steps per millisecond=144 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 86 ms. (steps per millisecond=116 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 85 ms. (steps per millisecond=117 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 46 ms. (steps per millisecond=217 ) properties (out of 5) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 73 ms. (steps per millisecond=136 ) properties (out of 5) seen :0
Running SMT prover for 5 properties.
[2023-04-06 20:57:38] [INFO ] Invariant cache hit.
[2023-04-06 20:57:38] [INFO ] [Real]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-04-06 20:57:38] [INFO ] [Real]Absence check using 2 positive and 4 generalized place invariants in 1 ms returned sat
[2023-04-06 20:57:38] [INFO ] After 57ms SMT Verify possible using all constraints in real domain returned unsat :4 sat :0 real:1
[2023-04-06 20:57:38] [INFO ] [Nat]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-04-06 20:57:38] [INFO ] [Nat]Absence check using 2 positive and 4 generalized place invariants in 7 ms returned sat
[2023-04-06 20:57:38] [INFO ] After 68ms SMT Verify possible using all constraints in natural domain returned unsat :5 sat :0
Fused 5 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 0 ms.
Successfully simplified 5 atomic propositions for a total of 14 simplifications.
[2023-04-06 20:57:38] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2023-04-06 20:57:38] [INFO ] Flatten gal took : 7 ms
FORMULA PGCD-COL-D04N050-CTLFireability-04 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-04-06 20:57:38] [INFO ] Flatten gal took : 9 ms
[2023-04-06 20:57:38] [INFO ] Input system was already deterministic with 15 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 15/15 places, 15/15 transitions.
Applied a total of 0 rules in 1 ms. Remains 15 /15 variables (removed 0) and now considering 15/15 (removed 0) transitions.
[2023-04-06 20:57:38] [INFO ] Invariant cache hit.
[2023-04-06 20:57:38] [INFO ] Dead Transitions using invariants and state equation in 34 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 36 ms. Remains : 15/15 places, 15/15 transitions.
[2023-04-06 20:57:38] [INFO ] Flatten gal took : 3 ms
[2023-04-06 20:57:38] [INFO ] Flatten gal took : 3 ms
[2023-04-06 20:57:38] [INFO ] Input system was already deterministic with 15 transitions.
Starting structural reductions in LTL mode, iteration 0 : 15/15 places, 15/15 transitions.
Applied a total of 0 rules in 0 ms. Remains 15 /15 variables (removed 0) and now considering 15/15 (removed 0) transitions.
[2023-04-06 20:57:38] [INFO ] Invariant cache hit.
[2023-04-06 20:57:38] [INFO ] Dead Transitions using invariants and state equation in 29 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 30 ms. Remains : 15/15 places, 15/15 transitions.
[2023-04-06 20:57:38] [INFO ] Flatten gal took : 2 ms
[2023-04-06 20:57:38] [INFO ] Flatten gal took : 2 ms
[2023-04-06 20:57:38] [INFO ] Input system was already deterministic with 15 transitions.
Starting structural reductions in LTL mode, iteration 0 : 15/15 places, 15/15 transitions.
Applied a total of 0 rules in 0 ms. Remains 15 /15 variables (removed 0) and now considering 15/15 (removed 0) transitions.
[2023-04-06 20:57:38] [INFO ] Invariant cache hit.
[2023-04-06 20:57:38] [INFO ] Dead Transitions using invariants and state equation in 25 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 27 ms. Remains : 15/15 places, 15/15 transitions.
[2023-04-06 20:57:38] [INFO ] Flatten gal took : 2 ms
[2023-04-06 20:57:38] [INFO ] Flatten gal took : 2 ms
[2023-04-06 20:57:38] [INFO ] Input system was already deterministic with 15 transitions.
Starting structural reductions in LTL mode, iteration 0 : 15/15 places, 15/15 transitions.
Applied a total of 0 rules in 0 ms. Remains 15 /15 variables (removed 0) and now considering 15/15 (removed 0) transitions.
[2023-04-06 20:57:38] [INFO ] Invariant cache hit.
[2023-04-06 20:57:38] [INFO ] Dead Transitions using invariants and state equation in 25 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 27 ms. Remains : 15/15 places, 15/15 transitions.
[2023-04-06 20:57:38] [INFO ] Flatten gal took : 3 ms
[2023-04-06 20:57:38] [INFO ] Flatten gal took : 2 ms
[2023-04-06 20:57:38] [INFO ] Input system was already deterministic with 15 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 15/15 places, 15/15 transitions.
Applied a total of 0 rules in 3 ms. Remains 15 /15 variables (removed 0) and now considering 15/15 (removed 0) transitions.
[2023-04-06 20:57:38] [INFO ] Invariant cache hit.
[2023-04-06 20:57:38] [INFO ] Dead Transitions using invariants and state equation in 24 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 28 ms. Remains : 15/15 places, 15/15 transitions.
[2023-04-06 20:57:38] [INFO ] Flatten gal took : 1 ms
[2023-04-06 20:57:38] [INFO ] Flatten gal took : 1 ms
[2023-04-06 20:57:38] [INFO ] Input system was already deterministic with 15 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 15/15 places, 15/15 transitions.
Applied a total of 0 rules in 1 ms. Remains 15 /15 variables (removed 0) and now considering 15/15 (removed 0) transitions.
[2023-04-06 20:57:38] [INFO ] Invariant cache hit.
[2023-04-06 20:57:38] [INFO ] Dead Transitions using invariants and state equation in 24 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 25 ms. Remains : 15/15 places, 15/15 transitions.
[2023-04-06 20:57:38] [INFO ] Flatten gal took : 1 ms
[2023-04-06 20:57:38] [INFO ] Flatten gal took : 1 ms
[2023-04-06 20:57:38] [INFO ] Input system was already deterministic with 15 transitions.
Starting structural reductions in LTL mode, iteration 0 : 15/15 places, 15/15 transitions.
Applied a total of 0 rules in 0 ms. Remains 15 /15 variables (removed 0) and now considering 15/15 (removed 0) transitions.
[2023-04-06 20:57:38] [INFO ] Invariant cache hit.
[2023-04-06 20:57:38] [INFO ] Dead Transitions using invariants and state equation in 27 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 27 ms. Remains : 15/15 places, 15/15 transitions.
[2023-04-06 20:57:38] [INFO ] Flatten gal took : 2 ms
[2023-04-06 20:57:38] [INFO ] Flatten gal took : 1 ms
[2023-04-06 20:57:38] [INFO ] Input system was already deterministic with 15 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 15/15 places, 15/15 transitions.
Applied a total of 0 rules in 1 ms. Remains 15 /15 variables (removed 0) and now considering 15/15 (removed 0) transitions.
[2023-04-06 20:57:38] [INFO ] Invariant cache hit.
[2023-04-06 20:57:38] [INFO ] Dead Transitions using invariants and state equation in 23 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 24 ms. Remains : 15/15 places, 15/15 transitions.
[2023-04-06 20:57:38] [INFO ] Flatten gal took : 1 ms
[2023-04-06 20:57:38] [INFO ] Flatten gal took : 1 ms
[2023-04-06 20:57:38] [INFO ] Input system was already deterministic with 15 transitions.
Starting structural reductions in LTL mode, iteration 0 : 15/15 places, 15/15 transitions.
Applied a total of 0 rules in 0 ms. Remains 15 /15 variables (removed 0) and now considering 15/15 (removed 0) transitions.
[2023-04-06 20:57:38] [INFO ] Invariant cache hit.
[2023-04-06 20:57:38] [INFO ] Dead Transitions using invariants and state equation in 23 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 24 ms. Remains : 15/15 places, 15/15 transitions.
[2023-04-06 20:57:38] [INFO ] Flatten gal took : 2 ms
[2023-04-06 20:57:38] [INFO ] Flatten gal took : 1 ms
[2023-04-06 20:57:38] [INFO ] Input system was already deterministic with 15 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 15/15 places, 15/15 transitions.
Applied a total of 0 rules in 1 ms. Remains 15 /15 variables (removed 0) and now considering 15/15 (removed 0) transitions.
[2023-04-06 20:57:38] [INFO ] Invariant cache hit.
[2023-04-06 20:57:38] [INFO ] Dead Transitions using invariants and state equation in 24 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 26 ms. Remains : 15/15 places, 15/15 transitions.
[2023-04-06 20:57:38] [INFO ] Flatten gal took : 1 ms
[2023-04-06 20:57:38] [INFO ] Flatten gal took : 1 ms
[2023-04-06 20:57:38] [INFO ] Input system was already deterministic with 15 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 15/15 places, 15/15 transitions.
Applied a total of 0 rules in 1 ms. Remains 15 /15 variables (removed 0) and now considering 15/15 (removed 0) transitions.
[2023-04-06 20:57:38] [INFO ] Invariant cache hit.
[2023-04-06 20:57:38] [INFO ] Dead Transitions using invariants and state equation in 23 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 25 ms. Remains : 15/15 places, 15/15 transitions.
[2023-04-06 20:57:38] [INFO ] Flatten gal took : 1 ms
[2023-04-06 20:57:38] [INFO ] Flatten gal took : 1 ms
[2023-04-06 20:57:38] [INFO ] Input system was already deterministic with 15 transitions.
Starting structural reductions in LTL mode, iteration 0 : 15/15 places, 15/15 transitions.
Applied a total of 0 rules in 0 ms. Remains 15 /15 variables (removed 0) and now considering 15/15 (removed 0) transitions.
[2023-04-06 20:57:38] [INFO ] Invariant cache hit.
[2023-04-06 20:57:38] [INFO ] Dead Transitions using invariants and state equation in 43 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 44 ms. Remains : 15/15 places, 15/15 transitions.
[2023-04-06 20:57:38] [INFO ] Flatten gal took : 1 ms
[2023-04-06 20:57:38] [INFO ] Flatten gal took : 1 ms
[2023-04-06 20:57:38] [INFO ] Input system was already deterministic with 15 transitions.
Starting structural reductions in LTL mode, iteration 0 : 15/15 places, 15/15 transitions.
Applied a total of 0 rules in 0 ms. Remains 15 /15 variables (removed 0) and now considering 15/15 (removed 0) transitions.
[2023-04-06 20:57:38] [INFO ] Invariant cache hit.
[2023-04-06 20:57:38] [INFO ] Dead Transitions using invariants and state equation in 23 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 23 ms. Remains : 15/15 places, 15/15 transitions.
[2023-04-06 20:57:38] [INFO ] Flatten gal took : 1 ms
[2023-04-06 20:57:38] [INFO ] Flatten gal took : 1 ms
[2023-04-06 20:57:38] [INFO ] Input system was already deterministic with 15 transitions.
[2023-04-06 20:57:38] [INFO ] Flatten gal took : 3 ms
[2023-04-06 20:57:38] [INFO ] Flatten gal took : 3 ms
[2023-04-06 20:57:38] [INFO ] Export to MCC of 13 properties in file /home/mcc/execution/CTLFireability.sr.xml took 4 ms.
[2023-04-06 20:57:38] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 15 places, 15 transitions and 70 arcs took 0 ms.
Total runtime 2566 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT PGCD-COL-D04N050
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/375
CTLFireability

FORMULA PGCD-COL-D04N050-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PGCD-COL-D04N050-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PGCD-COL-D04N050-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PGCD-COL-D04N050-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PGCD-COL-D04N050-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PGCD-COL-D04N050-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PGCD-COL-D04N050-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PGCD-COL-D04N050-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1680814750589

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202304061127.jar
++ perl -pe 's/.*\.//g'
+ VERSION=202304061127
+ echo 'Running Version 202304061127'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/375/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/375/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/375/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 14 (type EXCL) for 9 PGCD-COL-D04N050-CTLFireability-05
lola: time limit : 163 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 14 (type EXCL) for PGCD-COL-D04N050-CTLFireability-05
lola: result : true
lola: markings : 28
lola: fired transitions : 37
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 36 PGCD-COL-D04N050-CTLFireability-10
lola: time limit : 180 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:715
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-COL-D04N050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-02: EXEG 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
PGCD-COL-D04N050-CTLFireability-06: EFAG 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-08: DISJ 0 3 0 0 3 0 0 0
PGCD-COL-D04N050-CTLFireability-09: EG 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-12: EGEF 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 5/240 10/32 PGCD-COL-D04N050-CTLFireability-10 2068476 m, 413695 m/sec, 10439743 t fired, .

Time elapsed: 5 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-COL-D04N050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-02: EXEG 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
PGCD-COL-D04N050-CTLFireability-06: EFAG 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-08: DISJ 0 3 0 0 3 0 0 0
PGCD-COL-D04N050-CTLFireability-09: EG 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-12: EGEF 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 10/240 18/32 PGCD-COL-D04N050-CTLFireability-10 4080284 m, 402361 m/sec, 20442746 t fired, .

Time elapsed: 10 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-COL-D04N050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-02: EXEG 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
PGCD-COL-D04N050-CTLFireability-06: EFAG 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-08: DISJ 0 3 0 0 3 0 0 0
PGCD-COL-D04N050-CTLFireability-09: EG 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-12: EGEF 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
37 CTL EXCL 15/240 27/32 PGCD-COL-D04N050-CTLFireability-10 6034752 m, 390893 m/sec, 30158563 t fired, .

Time elapsed: 15 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 37 (type EXCL) for PGCD-COL-D04N050-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-COL-D04N050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-02: EXEG 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
PGCD-COL-D04N050-CTLFireability-06: EFAG 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-08: DISJ 0 3 0 0 3 0 0 0
PGCD-COL-D04N050-CTLFireability-09: EG 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PGCD-COL-D04N050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-12: EGEF 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 20 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 49 (type EXCL) for 48 PGCD-COL-D04N050-CTLFireability-15
lola: time limit : 255 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-COL-D04N050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-02: EXEG 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
PGCD-COL-D04N050-CTLFireability-06: EFAG 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-08: DISJ 0 3 0 0 3 0 0 0
PGCD-COL-D04N050-CTLFireability-09: EG 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PGCD-COL-D04N050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-12: EGEF 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 5/255 16/32 PGCD-COL-D04N050-CTLFireability-15 3547053 m, 709410 m/sec, 10648438 t fired, .

Time elapsed: 25 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-COL-D04N050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-02: EXEG 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
PGCD-COL-D04N050-CTLFireability-06: EFAG 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-08: DISJ 0 3 0 0 3 0 0 0
PGCD-COL-D04N050-CTLFireability-09: EG 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PGCD-COL-D04N050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-12: EGEF 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 10/255 29/32 PGCD-COL-D04N050-CTLFireability-15 6623399 m, 615269 m/sec, 19847211 t fired, .

Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 49 (type EXCL) for PGCD-COL-D04N050-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-COL-D04N050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-02: EXEG 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-05: CONJ 0 1 0 0 3 0 0 0
PGCD-COL-D04N050-CTLFireability-06: EFAG 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-08: DISJ 0 3 0 0 3 0 0 0
PGCD-COL-D04N050-CTLFireability-09: EG 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PGCD-COL-D04N050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-12: EGEF 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 46 (type EXCL) for 45 PGCD-COL-D04N050-CTLFireability-14
lola: time limit : 274 sec
lola: memory limit: 32 pages
lola: FINISHED task # 46 (type EXCL) for PGCD-COL-D04N050-CTLFireability-14
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 29 (type EXCL) for 22 PGCD-COL-D04N050-CTLFireability-08
lola: time limit : 297 sec
lola: memory limit: 32 pages
lola: FINISHED task # 29 (type EXCL) for PGCD-COL-D04N050-CTLFireability-08
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 22 PGCD-COL-D04N050-CTLFireability-08
lola: time limit : 324 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for PGCD-COL-D04N050-CTLFireability-08
lola: result : true
lola: markings : 4
lola: fired transitions : 6
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 12 (type EXCL) for 9 PGCD-COL-D04N050-CTLFireability-05
lola: time limit : 396 sec
lola: memory limit: 32 pages
lola: FINISHED task # 12 (type EXCL) for PGCD-COL-D04N050-CTLFireability-05
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 PGCD-COL-D04N050-CTLFireability-03
lola: time limit : 445 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-COL-D04N050-CTLFireability-05: CONJ false CTL model checker
PGCD-COL-D04N050-CTLFireability-08: DISJ true CTL model checker
PGCD-COL-D04N050-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-COL-D04N050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-02: EXEG 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-06: EFAG 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-09: EG 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PGCD-COL-D04N050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-12: EGEF 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/445 12/32 PGCD-COL-D04N050-CTLFireability-03 2479171 m, 495834 m/sec, 9963444 t fired, .

Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-COL-D04N050-CTLFireability-05: CONJ false CTL model checker
PGCD-COL-D04N050-CTLFireability-08: DISJ true CTL model checker
PGCD-COL-D04N050-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-COL-D04N050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-02: EXEG 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-06: EFAG 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-09: EG 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PGCD-COL-D04N050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-12: EGEF 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/445 21/32 PGCD-COL-D04N050-CTLFireability-03 4705337 m, 445233 m/sec, 18797699 t fired, .

Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-COL-D04N050-CTLFireability-05: CONJ false CTL model checker
PGCD-COL-D04N050-CTLFireability-08: DISJ true CTL model checker
PGCD-COL-D04N050-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-COL-D04N050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-02: EXEG 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-06: EFAG 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-09: EG 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PGCD-COL-D04N050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-12: EGEF 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/445 30/32 PGCD-COL-D04N050-CTLFireability-03 6842272 m, 427387 m/sec, 27358021 t fired, .

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 7 (type EXCL) for PGCD-COL-D04N050-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-COL-D04N050-CTLFireability-05: CONJ false CTL model checker
PGCD-COL-D04N050-CTLFireability-08: DISJ true CTL model checker
PGCD-COL-D04N050-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-COL-D04N050-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-02: EXEG 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PGCD-COL-D04N050-CTLFireability-06: EFAG 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-09: EG 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PGCD-COL-D04N050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-12: EGEF 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 4 (type EXCL) for 3 PGCD-COL-D04N050-CTLFireability-02
lola: time limit : 506 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for PGCD-COL-D04N050-CTLFireability-02
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 PGCD-COL-D04N050-CTLFireability-00
lola: time limit : 590 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for PGCD-COL-D04N050-CTLFireability-00
lola: result : true
lola: markings : 3
lola: fired transitions : 8
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 51 (type EXCL) for 16 PGCD-COL-D04N050-CTLFireability-06
lola: time limit : 709 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-COL-D04N050-CTLFireability-00: CTL true CTL model checker
PGCD-COL-D04N050-CTLFireability-02: EXEG false state space /EXEG
PGCD-COL-D04N050-CTLFireability-05: CONJ false CTL model checker
PGCD-COL-D04N050-CTLFireability-08: DISJ true CTL model checker
PGCD-COL-D04N050-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-COL-D04N050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PGCD-COL-D04N050-CTLFireability-06: EFAG 0 0 1 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-09: EG 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PGCD-COL-D04N050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-12: EGEF 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 AGEF EXCL 5/709 18/32 PGCD-COL-D04N050-CTLFireability-06 4590883 m, 918176 m/sec, 6357355 t fired, .

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-COL-D04N050-CTLFireability-00: CTL true CTL model checker
PGCD-COL-D04N050-CTLFireability-02: EXEG false state space /EXEG
PGCD-COL-D04N050-CTLFireability-05: CONJ false CTL model checker
PGCD-COL-D04N050-CTLFireability-08: DISJ true CTL model checker
PGCD-COL-D04N050-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-COL-D04N050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PGCD-COL-D04N050-CTLFireability-06: EFAG 0 0 1 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-09: EG 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PGCD-COL-D04N050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-12: EGEF 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 AGEF EXCL 10/709 32/32 PGCD-COL-D04N050-CTLFireability-06 8348607 m, 751544 m/sec, 11562651 t fired, .

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 51 (type EXCL) for PGCD-COL-D04N050-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-COL-D04N050-CTLFireability-00: CTL true CTL model checker
PGCD-COL-D04N050-CTLFireability-02: EXEG false state space /EXEG
PGCD-COL-D04N050-CTLFireability-05: CONJ false CTL model checker
PGCD-COL-D04N050-CTLFireability-08: DISJ true CTL model checker
PGCD-COL-D04N050-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-COL-D04N050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PGCD-COL-D04N050-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
PGCD-COL-D04N050-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-09: EG 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PGCD-COL-D04N050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-12: EGEF 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 34 (type EXCL) for 33 PGCD-COL-D04N050-CTLFireability-09
lola: time limit : 882 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for PGCD-COL-D04N050-CTLFireability-09
lola: result : true
lola: markings : 3
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 43 (type EXCL) for 42 PGCD-COL-D04N050-CTLFireability-12
lola: time limit : 1176 sec
lola: memory limit: 32 pages
lola: FINISHED task # 43 (type EXCL) for PGCD-COL-D04N050-CTLFireability-12
lola: result : true
lola: markings : 3
lola: fired transitions : 6
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 20 (type EXCL) for 19 PGCD-COL-D04N050-CTLFireability-07
lola: time limit : 1765 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-COL-D04N050-CTLFireability-00: CTL true CTL model checker
PGCD-COL-D04N050-CTLFireability-02: EXEG false state space /EXEG
PGCD-COL-D04N050-CTLFireability-05: CONJ false CTL model checker
PGCD-COL-D04N050-CTLFireability-08: DISJ true CTL model checker
PGCD-COL-D04N050-CTLFireability-09: EG true state space / EG
PGCD-COL-D04N050-CTLFireability-12: EGEF true CTL model checker
PGCD-COL-D04N050-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-COL-D04N050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PGCD-COL-D04N050-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
PGCD-COL-D04N050-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PGCD-COL-D04N050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 5/1765 10/32 PGCD-COL-D04N050-CTLFireability-07 2102837 m, 420567 m/sec, 10628324 t fired, .

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-COL-D04N050-CTLFireability-00: CTL true CTL model checker
PGCD-COL-D04N050-CTLFireability-02: EXEG false state space /EXEG
PGCD-COL-D04N050-CTLFireability-05: CONJ false CTL model checker
PGCD-COL-D04N050-CTLFireability-08: DISJ true CTL model checker
PGCD-COL-D04N050-CTLFireability-09: EG true state space / EG
PGCD-COL-D04N050-CTLFireability-12: EGEF true CTL model checker
PGCD-COL-D04N050-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-COL-D04N050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PGCD-COL-D04N050-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
PGCD-COL-D04N050-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PGCD-COL-D04N050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 10/1765 19/32 PGCD-COL-D04N050-CTLFireability-07 4094382 m, 398309 m/sec, 20520441 t fired, .

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-COL-D04N050-CTLFireability-00: CTL true CTL model checker
PGCD-COL-D04N050-CTLFireability-02: EXEG false state space /EXEG
PGCD-COL-D04N050-CTLFireability-05: CONJ false CTL model checker
PGCD-COL-D04N050-CTLFireability-08: DISJ true CTL model checker
PGCD-COL-D04N050-CTLFireability-09: EG true state space / EG
PGCD-COL-D04N050-CTLFireability-12: EGEF true CTL model checker
PGCD-COL-D04N050-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-COL-D04N050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PGCD-COL-D04N050-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
PGCD-COL-D04N050-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PGCD-COL-D04N050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 15/1765 27/32 PGCD-COL-D04N050-CTLFireability-07 6019154 m, 384954 m/sec, 30081667 t fired, .

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 20 (type EXCL) for PGCD-COL-D04N050-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-COL-D04N050-CTLFireability-00: CTL true CTL model checker
PGCD-COL-D04N050-CTLFireability-02: EXEG false state space /EXEG
PGCD-COL-D04N050-CTLFireability-05: CONJ false CTL model checker
PGCD-COL-D04N050-CTLFireability-08: DISJ true CTL model checker
PGCD-COL-D04N050-CTLFireability-09: EG true state space / EG
PGCD-COL-D04N050-CTLFireability-12: EGEF true CTL model checker
PGCD-COL-D04N050-CTLFireability-14: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-COL-D04N050-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PGCD-COL-D04N050-CTLFireability-06: EFAG 0 0 0 0 1 0 1 0
PGCD-COL-D04N050-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PGCD-COL-D04N050-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
PGCD-COL-D04N050-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PGCD-COL-D04N050-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 40 (type EXCL) for 39 PGCD-COL-D04N050-CTLFireability-11
lola: time limit : 3510 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for PGCD-COL-D04N050-CTLFireability-11
lola: result : false
lola: markings : 96
lola: fired transitions : 114
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 13

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-COL-D04N050-CTLFireability-00: CTL true CTL model checker
PGCD-COL-D04N050-CTLFireability-02: EXEG false state space /EXEG
PGCD-COL-D04N050-CTLFireability-03: CTL unknown AGGR
PGCD-COL-D04N050-CTLFireability-05: CONJ false CTL model checker
PGCD-COL-D04N050-CTLFireability-06: EFAG unknown AGGR
PGCD-COL-D04N050-CTLFireability-07: CTL unknown AGGR
PGCD-COL-D04N050-CTLFireability-08: DISJ true CTL model checker
PGCD-COL-D04N050-CTLFireability-09: EG true state space / EG
PGCD-COL-D04N050-CTLFireability-10: CTL unknown AGGR
PGCD-COL-D04N050-CTLFireability-11: CTL false CTL model checker
PGCD-COL-D04N050-CTLFireability-12: EGEF true CTL model checker
PGCD-COL-D04N050-CTLFireability-14: CTL true CTL model checker
PGCD-COL-D04N050-CTLFireability-15: CTL unknown AGGR


Time elapsed: 90 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PGCD-COL-D04N050"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is PGCD-COL-D04N050, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r519-tall-167987245300418"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/PGCD-COL-D04N050.tgz
mv PGCD-COL-D04N050 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;