About the Execution of LoLa+red for Murphy-PT-D4N025
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 6632.731 | 151510.00 | 151686.00 | 771.00 | ????F??FTTTFFTT? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r519-tall-167987245200362.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is Murphy-PT-D4N025, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r519-tall-167987245200362
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 492K
-rw-r--r-- 1 mcc users 8.3K Mar 23 15:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 96K Mar 23 15:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.2K Mar 23 15:21 CTLFireability.txt
-rw-r--r-- 1 mcc users 48K Mar 23 15:21 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.5K Mar 23 07:07 LTLCardinality.txt
-rw-r--r-- 1 mcc users 29K Mar 23 07:07 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Mar 23 07:07 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Mar 23 07:07 LTLFireability.xml
-rw-r--r-- 1 mcc users 1 Mar 26 22:42 NewModel
-rw-r--r-- 1 mcc users 9.7K Mar 23 15:22 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 101K Mar 23 15:22 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.3K Mar 23 15:22 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 86K Mar 23 15:22 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Mar 23 07:07 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.7K Mar 23 07:07 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 26 22:42 equiv_col
-rw-r--r-- 1 mcc users 7 Mar 26 22:42 instance
-rw-r--r-- 1 mcc users 6 Mar 26 22:42 iscolored
-rw-r--r-- 1 mcc users 19K Mar 31 16:48 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME Murphy-PT-D4N025-CTLFireability-00
FORMULA_NAME Murphy-PT-D4N025-CTLFireability-01
FORMULA_NAME Murphy-PT-D4N025-CTLFireability-02
FORMULA_NAME Murphy-PT-D4N025-CTLFireability-03
FORMULA_NAME Murphy-PT-D4N025-CTLFireability-04
FORMULA_NAME Murphy-PT-D4N025-CTLFireability-05
FORMULA_NAME Murphy-PT-D4N025-CTLFireability-06
FORMULA_NAME Murphy-PT-D4N025-CTLFireability-07
FORMULA_NAME Murphy-PT-D4N025-CTLFireability-08
FORMULA_NAME Murphy-PT-D4N025-CTLFireability-09
FORMULA_NAME Murphy-PT-D4N025-CTLFireability-10
FORMULA_NAME Murphy-PT-D4N025-CTLFireability-11
FORMULA_NAME Murphy-PT-D4N025-CTLFireability-12
FORMULA_NAME Murphy-PT-D4N025-CTLFireability-13
FORMULA_NAME Murphy-PT-D4N025-CTLFireability-14
FORMULA_NAME Murphy-PT-D4N025-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1680857457859
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=Murphy-PT-D4N025
Applying reductions before tool lola
Invoking reducer
Running Version 202304061127
[2023-04-07 08:50:59] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-04-07 08:50:59] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-04-07 08:50:59] [INFO ] Load time of PNML (sax parser for PT used): 27 ms
[2023-04-07 08:50:59] [INFO ] Transformed 30 places.
[2023-04-07 08:50:59] [INFO ] Transformed 35 transitions.
[2023-04-07 08:50:59] [INFO ] Parsed PT model containing 30 places and 35 transitions and 135 arcs in 87 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 11 ms.
Support contains 30 out of 30 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 30/30 places, 35/35 transitions.
Applied a total of 0 rules in 9 ms. Remains 30 /30 variables (removed 0) and now considering 35/35 (removed 0) transitions.
// Phase 1: matrix 35 rows 30 cols
[2023-04-07 08:50:59] [INFO ] Computed 6 invariants in 15 ms
[2023-04-07 08:50:59] [INFO ] Dead Transitions using invariants and state equation in 178 ms found 0 transitions.
[2023-04-07 08:50:59] [INFO ] Invariant cache hit.
[2023-04-07 08:50:59] [INFO ] Implicit Places using invariants in 29 ms returned []
[2023-04-07 08:50:59] [INFO ] Invariant cache hit.
[2023-04-07 08:50:59] [INFO ] State equation strengthened by 10 read => feed constraints.
[2023-04-07 08:50:59] [INFO ] Implicit Places using invariants and state equation in 47 ms returned []
Implicit Place search using SMT with State Equation took 77 ms to find 0 implicit places.
[2023-04-07 08:50:59] [INFO ] Invariant cache hit.
[2023-04-07 08:50:59] [INFO ] Dead Transitions using invariants and state equation in 39 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 330 ms. Remains : 30/30 places, 35/35 transitions.
Support contains 30 out of 30 places after structural reductions.
[2023-04-07 08:51:00] [INFO ] Flatten gal took : 18 ms
[2023-04-07 08:51:00] [INFO ] Flatten gal took : 7 ms
[2023-04-07 08:51:00] [INFO ] Input system was already deterministic with 35 transitions.
Incomplete random walk after 10025 steps, including 2 resets, run finished after 284 ms. (steps per millisecond=35 ) properties (out of 44) seen :35
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=384 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=400 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 33 ms. (steps per millisecond=303 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 27 ms. (steps per millisecond=370 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=434 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=416 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=416 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=555 ) properties (out of 9) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=555 ) properties (out of 9) seen :0
Running SMT prover for 9 properties.
[2023-04-07 08:51:00] [INFO ] Invariant cache hit.
[2023-04-07 08:51:00] [INFO ] [Real]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-04-07 08:51:00] [INFO ] [Real]Absence check using 2 positive and 4 generalized place invariants in 1 ms returned sat
[2023-04-07 08:51:00] [INFO ] After 88ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :0 real:8
[2023-04-07 08:51:00] [INFO ] [Nat]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-04-07 08:51:00] [INFO ] [Nat]Absence check using 2 positive and 4 generalized place invariants in 1 ms returned sat
[2023-04-07 08:51:00] [INFO ] After 33ms SMT Verify possible using state equation in natural domain returned unsat :1 sat :8
[2023-04-07 08:51:00] [INFO ] State equation strengthened by 10 read => feed constraints.
[2023-04-07 08:51:00] [INFO ] After 24ms SMT Verify possible using 10 Read/Feed constraints in natural domain returned unsat :1 sat :8
[2023-04-07 08:51:00] [INFO ] After 64ms SMT Verify possible using trap constraints in natural domain returned unsat :1 sat :8
Attempting to minimize the solution found.
Minimization took 27 ms.
[2023-04-07 08:51:00] [INFO ] After 179ms SMT Verify possible using all constraints in natural domain returned unsat :1 sat :8
Fused 9 Parikh solutions to 6 different solutions.
Parikh walk visited 0 properties in 28 ms.
Support contains 17 out of 30 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 30/30 places, 35/35 transitions.
Applied a total of 0 rules in 4 ms. Remains 30 /30 variables (removed 0) and now considering 35/35 (removed 0) transitions.
[2023-04-07 08:51:00] [INFO ] Invariant cache hit.
[2023-04-07 08:51:00] [INFO ] Dead Transitions using invariants and state equation in 39 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 52 ms. Remains : 30/30 places, 35/35 transitions.
Incomplete random walk after 10005 steps, including 2 resets, run finished after 69 ms. (steps per millisecond=145 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=588 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=555 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=588 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=588 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=625 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=588 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=357 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=555 ) properties (out of 8) seen :0
Interrupted probabilistic random walk after 230357 steps, run timeout after 3001 ms. (steps per millisecond=76 ) properties seen :{}
Probabilistic random walk after 230357 steps, saw 157695 distinct states, run finished after 3002 ms. (steps per millisecond=76 ) properties seen :0
Running SMT prover for 8 properties.
[2023-04-07 08:51:04] [INFO ] Invariant cache hit.
[2023-04-07 08:51:04] [INFO ] [Real]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-04-07 08:51:04] [INFO ] [Real]Absence check using 2 positive and 4 generalized place invariants in 1 ms returned sat
[2023-04-07 08:51:04] [INFO ] After 66ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:8
[2023-04-07 08:51:04] [INFO ] [Nat]Absence check using 2 positive place invariants in 0 ms returned sat
[2023-04-07 08:51:04] [INFO ] [Nat]Absence check using 2 positive and 4 generalized place invariants in 0 ms returned sat
[2023-04-07 08:51:04] [INFO ] After 27ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :8
[2023-04-07 08:51:04] [INFO ] State equation strengthened by 10 read => feed constraints.
[2023-04-07 08:51:04] [INFO ] After 19ms SMT Verify possible using 10 Read/Feed constraints in natural domain returned unsat :0 sat :8
[2023-04-07 08:51:04] [INFO ] After 52ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :8
Attempting to minimize the solution found.
Minimization took 21 ms.
[2023-04-07 08:51:04] [INFO ] After 155ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :8
Fused 8 Parikh solutions to 6 different solutions.
Parikh walk visited 0 properties in 21 ms.
Support contains 17 out of 30 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 30/30 places, 35/35 transitions.
Applied a total of 0 rules in 1 ms. Remains 30 /30 variables (removed 0) and now considering 35/35 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1 ms. Remains : 30/30 places, 35/35 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 30/30 places, 35/35 transitions.
Applied a total of 0 rules in 1 ms. Remains 30 /30 variables (removed 0) and now considering 35/35 (removed 0) transitions.
[2023-04-07 08:51:04] [INFO ] Invariant cache hit.
[2023-04-07 08:51:04] [INFO ] Implicit Places using invariants in 28 ms returned [10, 11, 14]
Discarding 3 places :
Implicit Place search using SMT only with invariants took 30 ms to find 3 implicit places.
Starting structural reductions in REACHABILITY mode, iteration 1 : 27/30 places, 35/35 transitions.
Applied a total of 0 rules in 1 ms. Remains 27 /27 variables (removed 0) and now considering 35/35 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 2 iterations and 33 ms. Remains : 27/30 places, 35/35 transitions.
Incomplete random walk after 10007 steps, including 2 resets, run finished after 61 ms. (steps per millisecond=164 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=588 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=625 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=625 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=625 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=625 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=588 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=625 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=555 ) properties (out of 8) seen :0
Interrupted probabilistic random walk after 236686 steps, run timeout after 3001 ms. (steps per millisecond=78 ) properties seen :{}
Probabilistic random walk after 236686 steps, saw 162242 distinct states, run finished after 3001 ms. (steps per millisecond=78 ) properties seen :0
Running SMT prover for 8 properties.
// Phase 1: matrix 35 rows 27 cols
[2023-04-07 08:51:07] [INFO ] Computed 3 invariants in 3 ms
[2023-04-07 08:51:07] [INFO ] [Real]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-04-07 08:51:07] [INFO ] [Real]Absence check using 2 positive and 1 generalized place invariants in 1 ms returned sat
[2023-04-07 08:51:07] [INFO ] After 55ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:8
[2023-04-07 08:51:07] [INFO ] [Nat]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-04-07 08:51:07] [INFO ] [Nat]Absence check using 2 positive and 1 generalized place invariants in 1 ms returned sat
[2023-04-07 08:51:07] [INFO ] After 22ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :8
[2023-04-07 08:51:07] [INFO ] State equation strengthened by 10 read => feed constraints.
[2023-04-07 08:51:07] [INFO ] After 18ms SMT Verify possible using 10 Read/Feed constraints in natural domain returned unsat :0 sat :8
[2023-04-07 08:51:07] [INFO ] After 50ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :8
Attempting to minimize the solution found.
Minimization took 18 ms.
[2023-04-07 08:51:07] [INFO ] After 124ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :8
Fused 8 Parikh solutions to 6 different solutions.
Parikh walk visited 0 properties in 31 ms.
Support contains 17 out of 27 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 27/27 places, 35/35 transitions.
Applied a total of 0 rules in 2 ms. Remains 27 /27 variables (removed 0) and now considering 35/35 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 2 ms. Remains : 27/27 places, 35/35 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 27/27 places, 35/35 transitions.
Applied a total of 0 rules in 1 ms. Remains 27 /27 variables (removed 0) and now considering 35/35 (removed 0) transitions.
[2023-04-07 08:51:07] [INFO ] Invariant cache hit.
[2023-04-07 08:51:07] [INFO ] Implicit Places using invariants in 23 ms returned []
[2023-04-07 08:51:07] [INFO ] Invariant cache hit.
[2023-04-07 08:51:07] [INFO ] State equation strengthened by 10 read => feed constraints.
[2023-04-07 08:51:07] [INFO ] Implicit Places using invariants and state equation in 33 ms returned []
Implicit Place search using SMT with State Equation took 57 ms to find 0 implicit places.
[2023-04-07 08:51:07] [INFO ] Redundant transitions in 0 ms returned []
[2023-04-07 08:51:07] [INFO ] Invariant cache hit.
[2023-04-07 08:51:07] [INFO ] Dead Transitions using invariants and state equation in 35 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 103 ms. Remains : 27/27 places, 35/35 transitions.
Applied a total of 0 rules in 1 ms. Remains 27 /27 variables (removed 0) and now considering 35/35 (removed 0) transitions.
Running SMT prover for 8 properties.
[2023-04-07 08:51:07] [INFO ] Invariant cache hit.
[2023-04-07 08:51:08] [INFO ] [Real]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-04-07 08:51:08] [INFO ] [Real]Absence check using 2 positive and 1 generalized place invariants in 0 ms returned sat
[2023-04-07 08:51:08] [INFO ] After 46ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:8
[2023-04-07 08:51:08] [INFO ] [Nat]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-04-07 08:51:08] [INFO ] [Nat]Absence check using 2 positive and 1 generalized place invariants in 0 ms returned sat
[2023-04-07 08:51:08] [INFO ] After 21ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :8
[2023-04-07 08:51:08] [INFO ] State equation strengthened by 10 read => feed constraints.
[2023-04-07 08:51:08] [INFO ] After 17ms SMT Verify possible using 10 Read/Feed constraints in natural domain returned unsat :0 sat :8
[2023-04-07 08:51:08] [INFO ] After 40ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :8
Attempting to minimize the solution found.
Minimization took 16 ms.
[2023-04-07 08:51:08] [INFO ] After 117ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :8
Successfully simplified 1 atomic propositions for a total of 16 simplifications.
[2023-04-07 08:51:08] [INFO ] Flatten gal took : 4 ms
[2023-04-07 08:51:08] [INFO ] Flatten gal took : 5 ms
[2023-04-07 08:51:08] [INFO ] Input system was already deterministic with 35 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 30/30 places, 35/35 transitions.
Applied a total of 0 rules in 2 ms. Remains 30 /30 variables (removed 0) and now considering 35/35 (removed 0) transitions.
// Phase 1: matrix 35 rows 30 cols
[2023-04-07 08:51:08] [INFO ] Computed 6 invariants in 1 ms
[2023-04-07 08:51:08] [INFO ] Dead Transitions using invariants and state equation in 36 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 39 ms. Remains : 30/30 places, 35/35 transitions.
[2023-04-07 08:51:08] [INFO ] Flatten gal took : 3 ms
[2023-04-07 08:51:08] [INFO ] Flatten gal took : 3 ms
[2023-04-07 08:51:08] [INFO ] Input system was already deterministic with 35 transitions.
Starting structural reductions in LTL mode, iteration 0 : 30/30 places, 35/35 transitions.
Applied a total of 0 rules in 1 ms. Remains 30 /30 variables (removed 0) and now considering 35/35 (removed 0) transitions.
[2023-04-07 08:51:08] [INFO ] Invariant cache hit.
[2023-04-07 08:51:08] [INFO ] Dead Transitions using invariants and state equation in 32 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 34 ms. Remains : 30/30 places, 35/35 transitions.
[2023-04-07 08:51:08] [INFO ] Flatten gal took : 3 ms
[2023-04-07 08:51:08] [INFO ] Flatten gal took : 3 ms
[2023-04-07 08:51:08] [INFO ] Input system was already deterministic with 35 transitions.
Starting structural reductions in LTL mode, iteration 0 : 30/30 places, 35/35 transitions.
Applied a total of 0 rules in 0 ms. Remains 30 /30 variables (removed 0) and now considering 35/35 (removed 0) transitions.
[2023-04-07 08:51:08] [INFO ] Invariant cache hit.
[2023-04-07 08:51:08] [INFO ] Dead Transitions using invariants and state equation in 37 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 39 ms. Remains : 30/30 places, 35/35 transitions.
[2023-04-07 08:51:08] [INFO ] Flatten gal took : 3 ms
[2023-04-07 08:51:08] [INFO ] Flatten gal took : 2 ms
[2023-04-07 08:51:08] [INFO ] Input system was already deterministic with 35 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 30/30 places, 35/35 transitions.
Applied a total of 0 rules in 2 ms. Remains 30 /30 variables (removed 0) and now considering 35/35 (removed 0) transitions.
[2023-04-07 08:51:08] [INFO ] Invariant cache hit.
[2023-04-07 08:51:08] [INFO ] Dead Transitions using invariants and state equation in 30 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 33 ms. Remains : 30/30 places, 35/35 transitions.
[2023-04-07 08:51:08] [INFO ] Flatten gal took : 2 ms
[2023-04-07 08:51:08] [INFO ] Flatten gal took : 2 ms
[2023-04-07 08:51:08] [INFO ] Input system was already deterministic with 35 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 30/30 places, 35/35 transitions.
Applied a total of 0 rules in 1 ms. Remains 30 /30 variables (removed 0) and now considering 35/35 (removed 0) transitions.
[2023-04-07 08:51:08] [INFO ] Invariant cache hit.
[2023-04-07 08:51:08] [INFO ] Dead Transitions using invariants and state equation in 33 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 35 ms. Remains : 30/30 places, 35/35 transitions.
[2023-04-07 08:51:08] [INFO ] Flatten gal took : 2 ms
[2023-04-07 08:51:08] [INFO ] Flatten gal took : 2 ms
[2023-04-07 08:51:08] [INFO ] Input system was already deterministic with 35 transitions.
Starting structural reductions in LTL mode, iteration 0 : 30/30 places, 35/35 transitions.
Applied a total of 0 rules in 0 ms. Remains 30 /30 variables (removed 0) and now considering 35/35 (removed 0) transitions.
[2023-04-07 08:51:08] [INFO ] Invariant cache hit.
[2023-04-07 08:51:08] [INFO ] Dead Transitions using invariants and state equation in 30 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 31 ms. Remains : 30/30 places, 35/35 transitions.
[2023-04-07 08:51:08] [INFO ] Flatten gal took : 2 ms
[2023-04-07 08:51:08] [INFO ] Flatten gal took : 2 ms
[2023-04-07 08:51:08] [INFO ] Input system was already deterministic with 35 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 30/30 places, 35/35 transitions.
Applied a total of 0 rules in 2 ms. Remains 30 /30 variables (removed 0) and now considering 35/35 (removed 0) transitions.
[2023-04-07 08:51:08] [INFO ] Invariant cache hit.
[2023-04-07 08:51:08] [INFO ] Dead Transitions using invariants and state equation in 27 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 30 ms. Remains : 30/30 places, 35/35 transitions.
[2023-04-07 08:51:08] [INFO ] Flatten gal took : 2 ms
[2023-04-07 08:51:08] [INFO ] Flatten gal took : 2 ms
[2023-04-07 08:51:08] [INFO ] Input system was already deterministic with 35 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 30/30 places, 35/35 transitions.
Applied a total of 0 rules in 2 ms. Remains 30 /30 variables (removed 0) and now considering 35/35 (removed 0) transitions.
[2023-04-07 08:51:08] [INFO ] Invariant cache hit.
[2023-04-07 08:51:08] [INFO ] Dead Transitions using invariants and state equation in 34 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 39 ms. Remains : 30/30 places, 35/35 transitions.
[2023-04-07 08:51:08] [INFO ] Flatten gal took : 2 ms
[2023-04-07 08:51:08] [INFO ] Flatten gal took : 3 ms
[2023-04-07 08:51:08] [INFO ] Input system was already deterministic with 35 transitions.
Incomplete random walk after 10008 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=1251 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=1666 ) properties (out of 1) seen :0
Interrupted probabilistic random walk after 2171819 steps, run timeout after 3008 ms. (steps per millisecond=722 ) properties seen :{}
Probabilistic random walk after 2171819 steps, saw 1509622 distinct states, run finished after 3008 ms. (steps per millisecond=722 ) properties seen :0
Running SMT prover for 1 properties.
[2023-04-07 08:51:11] [INFO ] Invariant cache hit.
[2023-04-07 08:51:11] [INFO ] [Real]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-04-07 08:51:11] [INFO ] [Real]Absence check using 2 positive and 4 generalized place invariants in 1 ms returned sat
[2023-04-07 08:51:11] [INFO ] After 36ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-04-07 08:51:11] [INFO ] [Nat]Absence check using 2 positive place invariants in 1 ms returned sat
[2023-04-07 08:51:11] [INFO ] [Nat]Absence check using 2 positive and 4 generalized place invariants in 1 ms returned sat
[2023-04-07 08:51:11] [INFO ] After 12ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-04-07 08:51:11] [INFO ] State equation strengthened by 10 read => feed constraints.
[2023-04-07 08:51:11] [INFO ] After 3ms SMT Verify possible using 10 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-04-07 08:51:11] [INFO ] After 7ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 5 ms.
[2023-04-07 08:51:11] [INFO ] After 46ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 2 ms.
Support contains 2 out of 30 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 30/30 places, 35/35 transitions.
Graph (complete) has 115 edges and 30 vertex of which 3 are kept as prefixes of interest. Removing 27 places using SCC suffix rule.0 ms
Discarding 27 places :
Also discarding 30 output transitions
Drop transitions removed 30 transitions
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 2 place count 3 transition count 4
Applied a total of 2 rules in 2 ms. Remains 3 /30 variables (removed 27) and now considering 4/35 (removed 31) transitions.
// Phase 1: matrix 4 rows 3 cols
[2023-04-07 08:51:11] [INFO ] Computed 0 invariants in 0 ms
[2023-04-07 08:51:11] [INFO ] Dead Transitions using invariants and state equation in 17 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 20 ms. Remains : 3/30 places, 4/35 transitions.
Incomplete random walk after 1000000 steps, including 2 resets, run finished after 478 ms. (steps per millisecond=2092 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 1000001 steps, including 2 resets, run finished after 398 ms. (steps per millisecond=2512 ) properties (out of 1) seen :0
Probably explored full state space saw : 6 states, properties seen :0
Probabilistic random walk after 14 steps, saw 6 distinct states, run finished after 5 ms. (steps per millisecond=2 ) properties seen :0
Explored full state space saw : 6 states, properties seen :0
Exhaustive walk after 14 steps, saw 6 distinct states, run finished after 1 ms. (steps per millisecond=14 ) properties seen :0
FORMULA Murphy-PT-D4N025-CTLFireability-07 FALSE TECHNIQUES TOPOLOGICAL EXHAUSTIVE_WALK
Parikh walk visited 0 properties in 0 ms.
Starting structural reductions in LTL mode, iteration 0 : 30/30 places, 35/35 transitions.
Applied a total of 0 rules in 0 ms. Remains 30 /30 variables (removed 0) and now considering 35/35 (removed 0) transitions.
// Phase 1: matrix 35 rows 30 cols
[2023-04-07 08:51:12] [INFO ] Computed 6 invariants in 3 ms
[2023-04-07 08:51:12] [INFO ] Dead Transitions using invariants and state equation in 38 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 39 ms. Remains : 30/30 places, 35/35 transitions.
[2023-04-07 08:51:12] [INFO ] Flatten gal took : 2 ms
[2023-04-07 08:51:12] [INFO ] Flatten gal took : 1 ms
[2023-04-07 08:51:12] [INFO ] Input system was already deterministic with 35 transitions.
Starting structural reductions in LTL mode, iteration 0 : 30/30 places, 35/35 transitions.
Applied a total of 0 rules in 0 ms. Remains 30 /30 variables (removed 0) and now considering 35/35 (removed 0) transitions.
[2023-04-07 08:51:12] [INFO ] Invariant cache hit.
[2023-04-07 08:51:12] [INFO ] Dead Transitions using invariants and state equation in 40 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 40 ms. Remains : 30/30 places, 35/35 transitions.
[2023-04-07 08:51:12] [INFO ] Flatten gal took : 3 ms
[2023-04-07 08:51:12] [INFO ] Flatten gal took : 2 ms
[2023-04-07 08:51:12] [INFO ] Input system was already deterministic with 35 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 30/30 places, 35/35 transitions.
Applied a total of 0 rules in 2 ms. Remains 30 /30 variables (removed 0) and now considering 35/35 (removed 0) transitions.
[2023-04-07 08:51:12] [INFO ] Invariant cache hit.
[2023-04-07 08:51:12] [INFO ] Dead Transitions using invariants and state equation in 28 ms found 0 transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 30 ms. Remains : 30/30 places, 35/35 transitions.
[2023-04-07 08:51:12] [INFO ] Flatten gal took : 2 ms
[2023-04-07 08:51:12] [INFO ] Flatten gal took : 2 ms
[2023-04-07 08:51:12] [INFO ] Input system was already deterministic with 35 transitions.
Starting structural reductions in LTL mode, iteration 0 : 30/30 places, 35/35 transitions.
Applied a total of 0 rules in 1 ms. Remains 30 /30 variables (removed 0) and now considering 35/35 (removed 0) transitions.
[2023-04-07 08:51:12] [INFO ] Invariant cache hit.
[2023-04-07 08:51:12] [INFO ] Dead Transitions using invariants and state equation in 34 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 35 ms. Remains : 30/30 places, 35/35 transitions.
[2023-04-07 08:51:12] [INFO ] Flatten gal took : 2 ms
[2023-04-07 08:51:12] [INFO ] Flatten gal took : 2 ms
[2023-04-07 08:51:12] [INFO ] Input system was already deterministic with 35 transitions.
Starting structural reductions in LTL mode, iteration 0 : 30/30 places, 35/35 transitions.
Applied a total of 0 rules in 0 ms. Remains 30 /30 variables (removed 0) and now considering 35/35 (removed 0) transitions.
[2023-04-07 08:51:12] [INFO ] Invariant cache hit.
[2023-04-07 08:51:12] [INFO ] Dead Transitions using invariants and state equation in 27 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 28 ms. Remains : 30/30 places, 35/35 transitions.
[2023-04-07 08:51:12] [INFO ] Flatten gal took : 2 ms
[2023-04-07 08:51:12] [INFO ] Flatten gal took : 2 ms
[2023-04-07 08:51:12] [INFO ] Input system was already deterministic with 35 transitions.
Starting structural reductions in LTL mode, iteration 0 : 30/30 places, 35/35 transitions.
Applied a total of 0 rules in 0 ms. Remains 30 /30 variables (removed 0) and now considering 35/35 (removed 0) transitions.
[2023-04-07 08:51:12] [INFO ] Invariant cache hit.
[2023-04-07 08:51:12] [INFO ] Dead Transitions using invariants and state equation in 31 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 32 ms. Remains : 30/30 places, 35/35 transitions.
[2023-04-07 08:51:12] [INFO ] Flatten gal took : 2 ms
[2023-04-07 08:51:12] [INFO ] Flatten gal took : 1 ms
[2023-04-07 08:51:12] [INFO ] Input system was already deterministic with 35 transitions.
Starting structural reductions in LTL mode, iteration 0 : 30/30 places, 35/35 transitions.
Applied a total of 0 rules in 0 ms. Remains 30 /30 variables (removed 0) and now considering 35/35 (removed 0) transitions.
[2023-04-07 08:51:12] [INFO ] Invariant cache hit.
[2023-04-07 08:51:12] [INFO ] Dead Transitions using invariants and state equation in 32 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 33 ms. Remains : 30/30 places, 35/35 transitions.
[2023-04-07 08:51:12] [INFO ] Flatten gal took : 2 ms
[2023-04-07 08:51:12] [INFO ] Flatten gal took : 2 ms
[2023-04-07 08:51:12] [INFO ] Input system was already deterministic with 35 transitions.
Starting structural reductions in LTL mode, iteration 0 : 30/30 places, 35/35 transitions.
Applied a total of 0 rules in 1 ms. Remains 30 /30 variables (removed 0) and now considering 35/35 (removed 0) transitions.
[2023-04-07 08:51:12] [INFO ] Invariant cache hit.
[2023-04-07 08:51:12] [INFO ] Dead Transitions using invariants and state equation in 28 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 29 ms. Remains : 30/30 places, 35/35 transitions.
[2023-04-07 08:51:12] [INFO ] Flatten gal took : 2 ms
[2023-04-07 08:51:12] [INFO ] Flatten gal took : 2 ms
[2023-04-07 08:51:12] [INFO ] Input system was already deterministic with 35 transitions.
[2023-04-07 08:51:12] [INFO ] Flatten gal took : 3 ms
[2023-04-07 08:51:12] [INFO ] Flatten gal took : 2 ms
[2023-04-07 08:51:12] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLFireability.sr.xml took 2 ms.
[2023-04-07 08:51:12] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 30 places, 35 transitions and 135 arcs took 0 ms.
Total runtime 13635 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT Murphy-PT-D4N025
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/373
CTLFireability
FORMULA Murphy-PT-D4N025-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Murphy-PT-D4N025-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Murphy-PT-D4N025-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Murphy-PT-D4N025-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Murphy-PT-D4N025-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Murphy-PT-D4N025-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Murphy-PT-D4N025-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Murphy-PT-D4N025-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1680857609369
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202304061127.jar
++ perl -pe 's/.*\.//g'
+ VERSION=202304061127
+ echo 'Running Version 202304061127'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/373/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/373/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/373/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: LAUNCH task # 4 (type EXCL) for 3 Murphy-PT-D4N025-CTLFireability-01
lola: time limit : 163 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-10: EG 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 4/239 14/32 Murphy-PT-D4N025-CTLFireability-01 2992439 m, 598487 m/sec, 7329107 t fired, .
Time elapsed: 5 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-10: EG 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/239 25/32 Murphy-PT-D4N025-CTLFireability-01 5685728 m, 538657 m/sec, 13987416 t fired, .
Time elapsed: 11 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 4 (type EXCL) for Murphy-PT-D4N025-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-10: EG 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 16 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 43 (type EXCL) for 42 Murphy-PT-D4N025-CTLFireability-15
lola: time limit : 256 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-10: EG 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 5/256 8/32 Murphy-PT-D4N025-CTLFireability-15 1818984 m, 363796 m/sec, 8263281 t fired, .
Time elapsed: 21 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-10: EG 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 10/256 15/32 Murphy-PT-D4N025-CTLFireability-15 3441262 m, 324455 m/sec, 15481932 t fired, .
Time elapsed: 26 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-10: EG 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 15/256 22/32 Murphy-PT-D4N025-CTLFireability-15 5038451 m, 319437 m/sec, 22809660 t fired, .
Time elapsed: 31 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-10: EG 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 20/256 29/32 Murphy-PT-D4N025-CTLFireability-15 6561834 m, 304676 m/sec, 30064927 t fired, .
Time elapsed: 36 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 43 (type EXCL) for Murphy-PT-D4N025-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-10: EG 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 41 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 40 (type EXCL) for 39 Murphy-PT-D4N025-CTLFireability-14
lola: time limit : 273 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for Murphy-PT-D4N025-CTLFireability-14
lola: result : true
lola: markings : 8
lola: fired transitions : 9
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 36 Murphy-PT-D4N025-CTLFireability-13
lola: time limit : 296 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL) for Murphy-PT-D4N025-CTLFireability-13
lola: result : true
lola: markings : 7614
lola: fired transitions : 8647
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 34 (type EXCL) for 33 Murphy-PT-D4N025-CTLFireability-12
lola: time limit : 323 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for Murphy-PT-D4N025-CTLFireability-12
lola: result : false
lola: markings : 4720
lola: fired transitions : 5308
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 Murphy-PT-D4N025-CTLFireability-11
lola: time limit : 355 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for Murphy-PT-D4N025-CTLFireability-11
lola: result : false
lola: markings : 2230
lola: fired transitions : 4711
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 Murphy-PT-D4N025-CTLFireability-09
lola: time limit : 395 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for Murphy-PT-D4N025-CTLFireability-09
lola: result : true
lola: markings : 22
lola: fired transitions : 22
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 Murphy-PT-D4N025-CTLFireability-08
lola: time limit : 444 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for Murphy-PT-D4N025-CTLFireability-08
lola: result : true
lola: markings : 85
lola: fired transitions : 129
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 Murphy-PT-D4N025-CTLFireability-05
lola: time limit : 508 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-09: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-10: EG 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 5/508 11/32 Murphy-PT-D4N025-CTLFireability-05 2536676 m, 507335 m/sec, 7145327 t fired, .
Time elapsed: 46 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-09: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-10: EG 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 10/508 18/32 Murphy-PT-D4N025-CTLFireability-05 4120642 m, 316793 m/sec, 14287783 t fired, .
Time elapsed: 51 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-09: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-10: EG 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 15/508 27/32 Murphy-PT-D4N025-CTLFireability-05 6142179 m, 404307 m/sec, 20605236 t fired, .
Time elapsed: 56 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 16 (type EXCL) for Murphy-PT-D4N025-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-09: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-10: EG 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 61 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 7 (type EXCL) for 6 Murphy-PT-D4N025-CTLFireability-02
lola: time limit : 589 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-09: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-10: EG 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/589 9/32 Murphy-PT-D4N025-CTLFireability-02 1904418 m, 380883 m/sec, 9002938 t fired, .
Time elapsed: 66 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-09: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-10: EG 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/589 17/32 Murphy-PT-D4N025-CTLFireability-02 3708047 m, 360725 m/sec, 17249840 t fired, .
Time elapsed: 71 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-09: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-10: EG 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/589 24/32 Murphy-PT-D4N025-CTLFireability-02 5386157 m, 335622 m/sec, 25554280 t fired, .
Time elapsed: 76 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-09: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-10: EG 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/589 31/32 Murphy-PT-D4N025-CTLFireability-02 7068679 m, 336504 m/sec, 33749229 t fired, .
Time elapsed: 81 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 7 (type EXCL) for Murphy-PT-D4N025-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-09: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-10: EG 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 86 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 28 (type EXCL) for 27 Murphy-PT-D4N025-CTLFireability-10
lola: time limit : 702 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for Murphy-PT-D4N025-CTLFireability-10
lola: result : true
lola: markings : 31
lola: fired transitions : 31
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 Murphy-PT-D4N025-CTLFireability-03
lola: time limit : 878 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-09: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 1 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/878 14/32 Murphy-PT-D4N025-CTLFireability-03 3145049 m, 629009 m/sec, 7819124 t fired, .
Time elapsed: 91 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-09: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 1 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/878 26/32 Murphy-PT-D4N025-CTLFireability-03 5919906 m, 554971 m/sec, 14777350 t fired, .
Time elapsed: 96 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 10 (type EXCL) for Murphy-PT-D4N025-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-09: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 1 (type EXCL) for 0 Murphy-PT-D4N025-CTLFireability-00
lola: time limit : 1166 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-09: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/1166 14/32 Murphy-PT-D4N025-CTLFireability-00 3160029 m, 632005 m/sec, 7853762 t fired, .
Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-09: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/1166 26/32 Murphy-PT-D4N025-CTLFireability-00 5977419 m, 563478 m/sec, 14908305 t fired, .
Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 1 (type EXCL) for Murphy-PT-D4N025-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-09: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 13 (type EXCL) for 12 Murphy-PT-D4N025-CTLFireability-04
lola: time limit : 1742 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-09: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/1742 12/32 Murphy-PT-D4N025-CTLFireability-04 2465877 m, 493175 m/sec, 6238041 t fired, .
Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: FINISHED task # 13 (type EXCL) for Murphy-PT-D4N025-CTLFireability-04
lola: result : false
lola: markings : 2621574
lola: fired transitions : 6539960
lola: time used : 5.000000
lola: memory pages used : 13
lola: LAUNCH task # 19 (type EXCL) for 18 Murphy-PT-D4N025-CTLFireability-06
lola: time limit : 3479 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-09: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 5/3479 14/32 Murphy-PT-D4N025-CTLFireability-06 2973955 m, 594791 m/sec, 7467861 t fired, .
Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-09: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 10/3479 26/32 Murphy-PT-D4N025-CTLFireability-06 5919567 m, 589122 m/sec, 14895813 t fired, .
Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 19 (type EXCL) for Murphy-PT-D4N025-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-09: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: Portfolio finished: no open tasks 15
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-00: CTL unknown AGGR
Murphy-PT-D4N025-CTLFireability-01: CTL unknown AGGR
Murphy-PT-D4N025-CTLFireability-02: CTL unknown AGGR
Murphy-PT-D4N025-CTLFireability-03: EGEF unknown AGGR
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-05: CTL unknown AGGR
Murphy-PT-D4N025-CTLFireability-06: CTL unknown AGGR
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-09: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-15: CTL unknown AGGR
Time elapsed: 136 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Murphy-PT-D4N025"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is Murphy-PT-D4N025, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r519-tall-167987245200362"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/Murphy-PT-D4N025.tgz
mv Murphy-PT-D4N025 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;