Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r519-tall-167987244700042.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is Anderson-PT-09, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r519-tall-167987244700042
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.4M
-rw-r--r-- 1 mcc users 7.1K Mar 23 15:19 CTLCardinality.txt
-rw-r--r-- 1 mcc users 71K Mar 23 15:19 CTLCardinality.xml
-rw-r--r-- 1 mcc users 8.1K Mar 23 15:18 CTLFireability.txt
-rw-r--r-- 1 mcc users 61K Mar 23 15:18 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.9K Mar 23 07:06 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Mar 23 07:06 LTLCardinality.xml
-rw-r--r-- 1 mcc users 3.1K Mar 23 07:06 LTLFireability.txt
-rw-r--r-- 1 mcc users 20K Mar 23 07:06 LTLFireability.xml
-rw-r--r-- 1 mcc users 1 Mar 26 22:42 NewModel
-rw-r--r-- 1 mcc users 16K Mar 23 15:19 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 167K Mar 23 15:19 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.0K Mar 23 15:19 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 58K Mar 23 15:19 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Mar 23 07:06 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Mar 23 07:06 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 26 22:42 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 26 22:42 instance
-rw-r--r-- 1 mcc users 6 Mar 26 22:42 iscolored
-rw-r--r-- 1 mcc users 927K Mar 31 16:48 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME Anderson-PT-09-CTLFireability-00
FORMULA_NAME Anderson-PT-09-CTLFireability-01
FORMULA_NAME Anderson-PT-09-CTLFireability-02
FORMULA_NAME Anderson-PT-09-CTLFireability-03
FORMULA_NAME Anderson-PT-09-CTLFireability-04
FORMULA_NAME Anderson-PT-09-CTLFireability-05
FORMULA_NAME Anderson-PT-09-CTLFireability-06
FORMULA_NAME Anderson-PT-09-CTLFireability-07
FORMULA_NAME Anderson-PT-09-CTLFireability-08
FORMULA_NAME Anderson-PT-09-CTLFireability-09
FORMULA_NAME Anderson-PT-09-CTLFireability-10
FORMULA_NAME Anderson-PT-09-CTLFireability-11
FORMULA_NAME Anderson-PT-09-CTLFireability-12
FORMULA_NAME Anderson-PT-09-CTLFireability-13
FORMULA_NAME Anderson-PT-09-CTLFireability-14
FORMULA_NAME Anderson-PT-09-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1680830534965

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=Anderson-PT-09
Applying reductions before tool lola
Invoking reducer
Running Version 202304061127
[2023-04-07 01:22:16] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-04-07 01:22:16] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-04-07 01:22:16] [INFO ] Load time of PNML (sax parser for PT used): 110 ms
[2023-04-07 01:22:16] [INFO ] Transformed 505 places.
[2023-04-07 01:22:16] [INFO ] Transformed 1845 transitions.
[2023-04-07 01:22:16] [INFO ] Found NUPN structural information;
[2023-04-07 01:22:16] [INFO ] Parsed PT model containing 505 places and 1845 transitions and 7092 arcs in 176 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 9 ms.
Support contains 117 out of 505 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 505/505 places, 1845/1845 transitions.
Discarding 76 places :
Symmetric choice reduction at 0 with 76 rule applications. Total rules 76 place count 429 transition count 1481
Iterating global reduction 0 with 76 rules applied. Total rules applied 152 place count 429 transition count 1481
Applied a total of 152 rules in 70 ms. Remains 429 /505 variables (removed 76) and now considering 1481/1845 (removed 364) transitions.
// Phase 1: matrix 1481 rows 429 cols
[2023-04-07 01:22:16] [INFO ] Computed 21 invariants in 51 ms
[2023-04-07 01:22:17] [INFO ] Implicit Places using invariants in 522 ms returned []
[2023-04-07 01:22:17] [INFO ] Invariant cache hit.
[2023-04-07 01:22:17] [INFO ] State equation strengthened by 72 read => feed constraints.
[2023-04-07 01:22:18] [INFO ] Implicit Places using invariants and state equation in 1619 ms returned []
Implicit Place search using SMT with State Equation took 2167 ms to find 0 implicit places.
[2023-04-07 01:22:18] [INFO ] Invariant cache hit.
[2023-04-07 01:22:19] [INFO ] Dead Transitions using invariants and state equation in 735 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 429/505 places, 1481/1845 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2975 ms. Remains : 429/505 places, 1481/1845 transitions.
Support contains 117 out of 429 places after structural reductions.
[2023-04-07 01:22:19] [INFO ] Flatten gal took : 138 ms
[2023-04-07 01:22:20] [INFO ] Flatten gal took : 89 ms
[2023-04-07 01:22:20] [INFO ] Input system was already deterministic with 1481 transitions.
Support contains 114 out of 429 places (down from 117) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 484 ms. (steps per millisecond=20 ) properties (out of 96) seen :42
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 54) seen :3
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 51) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 51) seen :3
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 48) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 48) seen :4
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 44) seen :3
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 41) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 41) seen :1
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 40) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 40) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 39) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 39) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 38) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 38) seen :1
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 37) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 37) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 36) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 36) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 36) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 36) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 36) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 36) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 36) seen :1
Running SMT prover for 35 properties.
[2023-04-07 01:22:20] [INFO ] Invariant cache hit.
[2023-04-07 01:22:21] [INFO ] [Real]Absence check using 10 positive place invariants in 7 ms returned sat
[2023-04-07 01:22:21] [INFO ] [Real]Absence check using 10 positive and 11 generalized place invariants in 13 ms returned sat
[2023-04-07 01:22:21] [INFO ] After 394ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:35
[2023-04-07 01:22:21] [INFO ] [Nat]Absence check using 10 positive place invariants in 8 ms returned sat
[2023-04-07 01:22:21] [INFO ] [Nat]Absence check using 10 positive and 11 generalized place invariants in 12 ms returned sat
[2023-04-07 01:22:26] [INFO ] After 3979ms SMT Verify possible using state equation in natural domain returned unsat :3 sat :32
[2023-04-07 01:22:26] [INFO ] State equation strengthened by 72 read => feed constraints.
[2023-04-07 01:22:30] [INFO ] After 4339ms SMT Verify possible using 72 Read/Feed constraints in natural domain returned unsat :3 sat :32
[2023-04-07 01:22:34] [INFO ] After 8645ms SMT Verify possible using trap constraints in natural domain returned unsat :3 sat :32
Attempting to minimize the solution found.
Minimization took 3294 ms.
[2023-04-07 01:22:37] [INFO ] After 16482ms SMT Verify possible using all constraints in natural domain returned unsat :3 sat :32
Fused 35 Parikh solutions to 32 different solutions.
Parikh walk visited 0 properties in 212 ms.
Support contains 55 out of 429 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 429/429 places, 1481/1481 transitions.
Performed 66 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 66 Pre rules applied. Total rules applied 0 place count 429 transition count 1415
Deduced a syphon composed of 66 places in 2 ms
Reduce places removed 66 places and 0 transitions.
Iterating global reduction 0 with 132 rules applied. Total rules applied 132 place count 363 transition count 1415
Discarding 33 places :
Symmetric choice reduction at 0 with 33 rule applications. Total rules 165 place count 330 transition count 1014
Iterating global reduction 0 with 33 rules applied. Total rules applied 198 place count 330 transition count 1014
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: 4
Deduced a syphon composed of 4 places in 2 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 0 with 8 rules applied. Total rules applied 206 place count 326 transition count 1010
Applied a total of 206 rules in 92 ms. Remains 326 /429 variables (removed 103) and now considering 1010/1481 (removed 471) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 92 ms. Remains : 326/429 places, 1010/1481 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 182 ms. (steps per millisecond=54 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 32) seen :5
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 27) seen :1
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 26) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 25) seen :2
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 23) seen :2
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 21) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 21) seen :1
Running SMT prover for 20 properties.
// Phase 1: matrix 1010 rows 326 cols
[2023-04-07 01:22:38] [INFO ] Computed 21 invariants in 33 ms
[2023-04-07 01:22:38] [INFO ] After 147ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:20
[2023-04-07 01:22:39] [INFO ] [Nat]Absence check using 10 positive place invariants in 15 ms returned sat
[2023-04-07 01:22:39] [INFO ] [Nat]Absence check using 10 positive and 11 generalized place invariants in 10 ms returned sat
[2023-04-07 01:22:40] [INFO ] After 1563ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :20
[2023-04-07 01:22:40] [INFO ] State equation strengthened by 72 read => feed constraints.
[2023-04-07 01:22:42] [INFO ] After 1365ms SMT Verify possible using 72 Read/Feed constraints in natural domain returned unsat :0 sat :20
[2023-04-07 01:22:43] [INFO ] After 3042ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :20
Attempting to minimize the solution found.
Minimization took 1382 ms.
[2023-04-07 01:22:45] [INFO ] After 6281ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :20
Parikh walk visited 0 properties in 79 ms.
Support contains 39 out of 326 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 326/326 places, 1010/1010 transitions.
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 10 place count 316 transition count 840
Iterating global reduction 0 with 10 rules applied. Total rules applied 20 place count 316 transition count 840
Applied a total of 20 rules in 39 ms. Remains 316 /326 variables (removed 10) and now considering 840/1010 (removed 170) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 39 ms. Remains : 316/326 places, 840/1010 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 197 ms. (steps per millisecond=50 ) properties (out of 20) seen :1
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 19) seen :0
Interrupted probabilistic random walk after 184762 steps, run timeout after 3001 ms. (steps per millisecond=61 ) properties seen :{6=1}
Probabilistic random walk after 184762 steps, saw 127477 distinct states, run finished after 3003 ms. (steps per millisecond=61 ) properties seen :1
Running SMT prover for 18 properties.
// Phase 1: matrix 840 rows 316 cols
[2023-04-07 01:22:48] [INFO ] Computed 21 invariants in 6 ms
[2023-04-07 01:22:48] [INFO ] After 137ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:18
[2023-04-07 01:22:48] [INFO ] [Nat]Absence check using 10 positive place invariants in 6 ms returned sat
[2023-04-07 01:22:48] [INFO ] [Nat]Absence check using 10 positive and 11 generalized place invariants in 14 ms returned sat
[2023-04-07 01:22:50] [INFO ] After 1149ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :18
[2023-04-07 01:22:50] [INFO ] State equation strengthened by 72 read => feed constraints.
[2023-04-07 01:22:51] [INFO ] After 1080ms SMT Verify possible using 72 Read/Feed constraints in natural domain returned unsat :0 sat :18
[2023-04-07 01:22:52] [INFO ] After 2302ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :18
Attempting to minimize the solution found.
Minimization took 913 ms.
[2023-04-07 01:22:53] [INFO ] After 4625ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :18
Parikh walk visited 1 properties in 135 ms.
Support contains 34 out of 316 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 316/316 places, 840/840 transitions.
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 3 place count 313 transition count 789
Iterating global reduction 0 with 3 rules applied. Total rules applied 6 place count 313 transition count 789
Applied a total of 6 rules in 31 ms. Remains 313 /316 variables (removed 3) and now considering 789/840 (removed 51) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 31 ms. Remains : 313/316 places, 789/840 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 161 ms. (steps per millisecond=62 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 17) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 17) seen :2
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 15) seen :0
Running SMT prover for 15 properties.
// Phase 1: matrix 789 rows 313 cols
[2023-04-07 01:22:53] [INFO ] Computed 21 invariants in 6 ms
[2023-04-07 01:22:54] [INFO ] After 197ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:15
[2023-04-07 01:22:54] [INFO ] [Nat]Absence check using 10 positive place invariants in 5 ms returned sat
[2023-04-07 01:22:54] [INFO ] [Nat]Absence check using 10 positive and 11 generalized place invariants in 14 ms returned sat
[2023-04-07 01:22:55] [INFO ] After 961ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :15
[2023-04-07 01:22:55] [INFO ] State equation strengthened by 72 read => feed constraints.
[2023-04-07 01:22:56] [INFO ] After 844ms SMT Verify possible using 72 Read/Feed constraints in natural domain returned unsat :0 sat :15
[2023-04-07 01:22:57] [INFO ] After 1838ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :15
Attempting to minimize the solution found.
Minimization took 740 ms.
[2023-04-07 01:22:58] [INFO ] After 3998ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :15
Parikh walk visited 0 properties in 69 ms.
Support contains 26 out of 313 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 313/313 places, 789/789 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 309 transition count 721
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 309 transition count 721
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 10 place count 308 transition count 720
Applied a total of 10 rules in 57 ms. Remains 308 /313 variables (removed 5) and now considering 720/789 (removed 69) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 57 ms. Remains : 308/313 places, 720/789 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 188 ms. (steps per millisecond=53 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 2 ms. (steps per millisecond=500 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=52 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=55 ) properties (out of 15) seen :0
Interrupted probabilistic random walk after 251295 steps, run timeout after 3001 ms. (steps per millisecond=83 ) properties seen :{}
Probabilistic random walk after 251295 steps, saw 171077 distinct states, run finished after 3001 ms. (steps per millisecond=83 ) properties seen :0
Running SMT prover for 15 properties.
// Phase 1: matrix 720 rows 308 cols
[2023-04-07 01:23:01] [INFO ] Computed 21 invariants in 4 ms
[2023-04-07 01:23:01] [INFO ] After 165ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:15
[2023-04-07 01:23:01] [INFO ] [Nat]Absence check using 10 positive place invariants in 5 ms returned sat
[2023-04-07 01:23:01] [INFO ] [Nat]Absence check using 10 positive and 11 generalized place invariants in 23 ms returned sat
[2023-04-07 01:23:02] [INFO ] After 959ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :15
[2023-04-07 01:23:02] [INFO ] State equation strengthened by 72 read => feed constraints.
[2023-04-07 01:23:03] [INFO ] After 669ms SMT Verify possible using 72 Read/Feed constraints in natural domain returned unsat :0 sat :15
[2023-04-07 01:23:04] [INFO ] After 1497ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :15
Attempting to minimize the solution found.
Minimization took 629 ms.
[2023-04-07 01:23:05] [INFO ] After 3320ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :15
Parikh walk visited 0 properties in 179 ms.
Support contains 26 out of 308 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 308/308 places, 720/720 transitions.
Applied a total of 0 rules in 11 ms. Remains 308 /308 variables (removed 0) and now considering 720/720 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 11 ms. Remains : 308/308 places, 720/720 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 308/308 places, 720/720 transitions.
Applied a total of 0 rules in 11 ms. Remains 308 /308 variables (removed 0) and now considering 720/720 (removed 0) transitions.
[2023-04-07 01:23:05] [INFO ] Invariant cache hit.
[2023-04-07 01:23:05] [INFO ] Implicit Places using invariants in 267 ms returned [0]
Discarding 1 places :
Implicit Place search using SMT only with invariants took 269 ms to find 1 implicit places.
Starting structural reductions in REACHABILITY mode, iteration 1 : 307/308 places, 720/720 transitions.
Drop transitions removed 36 transitions
Trivial Post-agglo rules discarded 36 transitions
Performed 36 trivial Post agglomeration. Transition count delta: 36
Iterating post reduction 0 with 36 rules applied. Total rules applied 36 place count 307 transition count 684
Reduce places removed 36 places and 0 transitions.
Performed 17 Post agglomeration using F-continuation condition.Transition count delta: 17
Iterating post reduction 1 with 53 rules applied. Total rules applied 89 place count 271 transition count 667
Reduce places removed 17 places and 0 transitions.
Iterating post reduction 2 with 17 rules applied. Total rules applied 106 place count 254 transition count 667
Free-agglomeration rule (complex) applied 27 times.
Iterating global reduction 3 with 27 rules applied. Total rules applied 133 place count 254 transition count 640
Reduce places removed 27 places and 0 transitions.
Iterating post reduction 3 with 27 rules applied. Total rules applied 160 place count 227 transition count 640
Applied a total of 160 rules in 34 ms. Remains 227 /307 variables (removed 80) and now considering 640/720 (removed 80) transitions.
// Phase 1: matrix 640 rows 227 cols
[2023-04-07 01:23:05] [INFO ] Computed 20 invariants in 5 ms
[2023-04-07 01:23:05] [INFO ] Implicit Places using invariants in 151 ms returned []
[2023-04-07 01:23:05] [INFO ] Invariant cache hit.
[2023-04-07 01:23:05] [INFO ] State equation strengthened by 72 read => feed constraints.
[2023-04-07 01:23:06] [INFO ] Implicit Places using invariants and state equation in 641 ms returned []
Implicit Place search using SMT with State Equation took 793 ms to find 0 implicit places.
Starting structural reductions in REACHABILITY mode, iteration 2 : 227/308 places, 640/720 transitions.
Finished structural reductions in REACHABILITY mode , in 2 iterations and 1108 ms. Remains : 227/308 places, 640/720 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 166 ms. (steps per millisecond=60 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 15) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 15) seen :0
Interrupted probabilistic random walk after 228094 steps, run timeout after 3001 ms. (steps per millisecond=76 ) properties seen :{}
Probabilistic random walk after 228094 steps, saw 151602 distinct states, run finished after 3007 ms. (steps per millisecond=75 ) properties seen :0
Running SMT prover for 15 properties.
[2023-04-07 01:23:09] [INFO ] Invariant cache hit.
[2023-04-07 01:23:09] [INFO ] After 87ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:15
[2023-04-07 01:23:09] [INFO ] [Nat]Absence check using 10 positive place invariants in 3 ms returned sat
[2023-04-07 01:23:09] [INFO ] [Nat]Absence check using 10 positive and 10 generalized place invariants in 9 ms returned sat
[2023-04-07 01:23:10] [INFO ] After 646ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :15
[2023-04-07 01:23:10] [INFO ] State equation strengthened by 72 read => feed constraints.
[2023-04-07 01:23:11] [INFO ] After 525ms SMT Verify possible using 72 Read/Feed constraints in natural domain returned unsat :0 sat :15
[2023-04-07 01:23:11] [INFO ] After 1234ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :15
Attempting to minimize the solution found.
Minimization took 500 ms.
[2023-04-07 01:23:12] [INFO ] After 2538ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :15
Parikh walk visited 0 properties in 68 ms.
Support contains 26 out of 227 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 227/227 places, 640/640 transitions.
Applied a total of 0 rules in 8 ms. Remains 227 /227 variables (removed 0) and now considering 640/640 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 9 ms. Remains : 227/227 places, 640/640 transitions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 227/227 places, 640/640 transitions.
Applied a total of 0 rules in 7 ms. Remains 227 /227 variables (removed 0) and now considering 640/640 (removed 0) transitions.
[2023-04-07 01:23:12] [INFO ] Invariant cache hit.
[2023-04-07 01:23:12] [INFO ] Implicit Places using invariants in 154 ms returned []
[2023-04-07 01:23:12] [INFO ] Invariant cache hit.
[2023-04-07 01:23:12] [INFO ] State equation strengthened by 72 read => feed constraints.
[2023-04-07 01:23:13] [INFO ] Implicit Places using invariants and state equation in 683 ms returned []
Implicit Place search using SMT with State Equation took 839 ms to find 0 implicit places.
[2023-04-07 01:23:13] [INFO ] Redundant transitions in 39 ms returned []
[2023-04-07 01:23:13] [INFO ] Invariant cache hit.
[2023-04-07 01:23:13] [INFO ] Dead Transitions using invariants and state equation in 295 ms found 0 transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1186 ms. Remains : 227/227 places, 640/640 transitions.
Performed 79 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 79 Pre rules applied. Total rules applied 0 place count 227 transition count 561
Deduced a syphon composed of 79 places in 0 ms
Reduce places removed 79 places and 0 transitions.
Iterating global reduction 0 with 158 rules applied. Total rules applied 158 place count 148 transition count 561
Applied a total of 158 rules in 10 ms. Remains 148 /227 variables (removed 79) and now considering 561/640 (removed 79) transitions.
Running SMT prover for 15 properties.
// Phase 1: matrix 561 rows 148 cols
[2023-04-07 01:23:13] [INFO ] Computed 20 invariants in 4 ms
[2023-04-07 01:23:13] [INFO ] After 72ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:15
[2023-04-07 01:23:13] [INFO ] [Nat]Absence check using 10 positive place invariants in 2 ms returned sat
[2023-04-07 01:23:13] [INFO ] [Nat]Absence check using 10 positive and 10 generalized place invariants in 7 ms returned sat
[2023-04-07 01:23:14] [INFO ] After 524ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :15
[2023-04-07 01:23:14] [INFO ] After 1041ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :15
Attempting to minimize the solution found.
Minimization took 358 ms.
[2023-04-07 01:23:15] [INFO ] After 1513ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :15
Successfully simplified 3 atomic propositions for a total of 16 simplifications.
FORMULA Anderson-PT-09-CTLFireability-15 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-04-07 01:23:15] [INFO ] Flatten gal took : 61 ms
[2023-04-07 01:23:15] [INFO ] Flatten gal took : 57 ms
[2023-04-07 01:23:15] [INFO ] Input system was already deterministic with 1481 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 429/429 places, 1481/1481 transitions.
Performed 70 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 70 Pre rules applied. Total rules applied 0 place count 429 transition count 1411
Deduced a syphon composed of 70 places in 0 ms
Reduce places removed 70 places and 0 transitions.
Iterating global reduction 0 with 140 rules applied. Total rules applied 140 place count 359 transition count 1411
Discarding 56 places :
Symmetric choice reduction at 0 with 56 rule applications. Total rules 196 place count 303 transition count 683
Iterating global reduction 0 with 56 rules applied. Total rules applied 252 place count 303 transition count 683
Applied a total of 252 rules in 37 ms. Remains 303 /429 variables (removed 126) and now considering 683/1481 (removed 798) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 37 ms. Remains : 303/429 places, 683/1481 transitions.
[2023-04-07 01:23:15] [INFO ] Flatten gal took : 21 ms
[2023-04-07 01:23:15] [INFO ] Flatten gal took : 22 ms
[2023-04-07 01:23:15] [INFO ] Input system was already deterministic with 683 transitions.
Starting structural reductions in LTL mode, iteration 0 : 429/429 places, 1481/1481 transitions.
Discarding 61 places :
Symmetric choice reduction at 0 with 61 rule applications. Total rules 61 place count 368 transition count 668
Iterating global reduction 0 with 61 rules applied. Total rules applied 122 place count 368 transition count 668
Applied a total of 122 rules in 11 ms. Remains 368 /429 variables (removed 61) and now considering 668/1481 (removed 813) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 11 ms. Remains : 368/429 places, 668/1481 transitions.
[2023-04-07 01:23:15] [INFO ] Flatten gal took : 20 ms
[2023-04-07 01:23:15] [INFO ] Flatten gal took : 21 ms
[2023-04-07 01:23:15] [INFO ] Input system was already deterministic with 668 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 429/429 places, 1481/1481 transitions.
Performed 72 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 72 Pre rules applied. Total rules applied 0 place count 429 transition count 1409
Deduced a syphon composed of 72 places in 0 ms
Reduce places removed 72 places and 0 transitions.
Iterating global reduction 0 with 144 rules applied. Total rules applied 144 place count 357 transition count 1409
Discarding 67 places :
Symmetric choice reduction at 0 with 67 rule applications. Total rules 211 place count 290 transition count 494
Iterating global reduction 0 with 67 rules applied. Total rules applied 278 place count 290 transition count 494
Applied a total of 278 rules in 25 ms. Remains 290 /429 variables (removed 139) and now considering 494/1481 (removed 987) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 25 ms. Remains : 290/429 places, 494/1481 transitions.
[2023-04-07 01:23:15] [INFO ] Flatten gal took : 14 ms
[2023-04-07 01:23:15] [INFO ] Flatten gal took : 15 ms
[2023-04-07 01:23:15] [INFO ] Input system was already deterministic with 494 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 429/429 places, 1481/1481 transitions.
Performed 72 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 72 Pre rules applied. Total rules applied 0 place count 429 transition count 1409
Deduced a syphon composed of 72 places in 0 ms
Reduce places removed 72 places and 0 transitions.
Iterating global reduction 0 with 144 rules applied. Total rules applied 144 place count 357 transition count 1409
Discarding 60 places :
Symmetric choice reduction at 0 with 60 rule applications. Total rules 204 place count 297 transition count 613
Iterating global reduction 0 with 60 rules applied. Total rules applied 264 place count 297 transition count 613
Applied a total of 264 rules in 24 ms. Remains 297 /429 variables (removed 132) and now considering 613/1481 (removed 868) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 24 ms. Remains : 297/429 places, 613/1481 transitions.
[2023-04-07 01:23:15] [INFO ] Flatten gal took : 18 ms
[2023-04-07 01:23:15] [INFO ] Flatten gal took : 20 ms
[2023-04-07 01:23:15] [INFO ] Input system was already deterministic with 613 transitions.
Starting structural reductions in LTL mode, iteration 0 : 429/429 places, 1481/1481 transitions.
Discarding 66 places :
Symmetric choice reduction at 0 with 66 rule applications. Total rules 66 place count 363 transition count 567
Iterating global reduction 0 with 66 rules applied. Total rules applied 132 place count 363 transition count 567
Applied a total of 132 rules in 20 ms. Remains 363 /429 variables (removed 66) and now considering 567/1481 (removed 914) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 21 ms. Remains : 363/429 places, 567/1481 transitions.
[2023-04-07 01:23:15] [INFO ] Flatten gal took : 16 ms
[2023-04-07 01:23:15] [INFO ] Flatten gal took : 18 ms
[2023-04-07 01:23:16] [INFO ] Input system was already deterministic with 567 transitions.
Starting structural reductions in LTL mode, iteration 0 : 429/429 places, 1481/1481 transitions.
Discarding 58 places :
Symmetric choice reduction at 0 with 58 rule applications. Total rules 58 place count 371 transition count 687
Iterating global reduction 0 with 58 rules applied. Total rules applied 116 place count 371 transition count 687
Applied a total of 116 rules in 22 ms. Remains 371 /429 variables (removed 58) and now considering 687/1481 (removed 794) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 23 ms. Remains : 371/429 places, 687/1481 transitions.
[2023-04-07 01:23:16] [INFO ] Flatten gal took : 20 ms
[2023-04-07 01:23:16] [INFO ] Flatten gal took : 21 ms
[2023-04-07 01:23:16] [INFO ] Input system was already deterministic with 687 transitions.
Starting structural reductions in LTL mode, iteration 0 : 429/429 places, 1481/1481 transitions.
Discarding 64 places :
Symmetric choice reduction at 0 with 64 rule applications. Total rules 64 place count 365 transition count 617
Iterating global reduction 0 with 64 rules applied. Total rules applied 128 place count 365 transition count 617
Applied a total of 128 rules in 17 ms. Remains 365 /429 variables (removed 64) and now considering 617/1481 (removed 864) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 18 ms. Remains : 365/429 places, 617/1481 transitions.
[2023-04-07 01:23:16] [INFO ] Flatten gal took : 18 ms
[2023-04-07 01:23:16] [INFO ] Flatten gal took : 19 ms
[2023-04-07 01:23:16] [INFO ] Input system was already deterministic with 617 transitions.
Starting structural reductions in LTL mode, iteration 0 : 429/429 places, 1481/1481 transitions.
Discarding 64 places :
Symmetric choice reduction at 0 with 64 rule applications. Total rules 64 place count 365 transition count 601
Iterating global reduction 0 with 64 rules applied. Total rules applied 128 place count 365 transition count 601
Applied a total of 128 rules in 18 ms. Remains 365 /429 variables (removed 64) and now considering 601/1481 (removed 880) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 18 ms. Remains : 365/429 places, 601/1481 transitions.
[2023-04-07 01:23:16] [INFO ] Flatten gal took : 16 ms
[2023-04-07 01:23:16] [INFO ] Flatten gal took : 19 ms
[2023-04-07 01:23:16] [INFO ] Input system was already deterministic with 601 transitions.
Starting structural reductions in LTL mode, iteration 0 : 429/429 places, 1481/1481 transitions.
Discarding 63 places :
Symmetric choice reduction at 0 with 63 rule applications. Total rules 63 place count 366 transition count 602
Iterating global reduction 0 with 63 rules applied. Total rules applied 126 place count 366 transition count 602
Applied a total of 126 rules in 21 ms. Remains 366 /429 variables (removed 63) and now considering 602/1481 (removed 879) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 21 ms. Remains : 366/429 places, 602/1481 transitions.
[2023-04-07 01:23:16] [INFO ] Flatten gal took : 17 ms
[2023-04-07 01:23:16] [INFO ] Flatten gal took : 18 ms
[2023-04-07 01:23:16] [INFO ] Input system was already deterministic with 602 transitions.
Starting structural reductions in LTL mode, iteration 0 : 429/429 places, 1481/1481 transitions.
Discarding 63 places :
Symmetric choice reduction at 0 with 63 rule applications. Total rules 63 place count 366 transition count 634
Iterating global reduction 0 with 63 rules applied. Total rules applied 126 place count 366 transition count 634
Applied a total of 126 rules in 12 ms. Remains 366 /429 variables (removed 63) and now considering 634/1481 (removed 847) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 12 ms. Remains : 366/429 places, 634/1481 transitions.
[2023-04-07 01:23:16] [INFO ] Flatten gal took : 18 ms
[2023-04-07 01:23:16] [INFO ] Flatten gal took : 19 ms
[2023-04-07 01:23:16] [INFO ] Input system was already deterministic with 634 transitions.
Starting structural reductions in LTL mode, iteration 0 : 429/429 places, 1481/1481 transitions.
Discarding 62 places :
Symmetric choice reduction at 0 with 62 rule applications. Total rules 62 place count 367 transition count 651
Iterating global reduction 0 with 62 rules applied. Total rules applied 124 place count 367 transition count 651
Applied a total of 124 rules in 11 ms. Remains 367 /429 variables (removed 62) and now considering 651/1481 (removed 830) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 11 ms. Remains : 367/429 places, 651/1481 transitions.
[2023-04-07 01:23:16] [INFO ] Flatten gal took : 18 ms
[2023-04-07 01:23:16] [INFO ] Flatten gal took : 26 ms
[2023-04-07 01:23:16] [INFO ] Input system was already deterministic with 651 transitions.
Starting structural reductions in LTL mode, iteration 0 : 429/429 places, 1481/1481 transitions.
Discarding 57 places :
Symmetric choice reduction at 0 with 57 rule applications. Total rules 57 place count 372 transition count 704
Iterating global reduction 0 with 57 rules applied. Total rules applied 114 place count 372 transition count 704
Applied a total of 114 rules in 12 ms. Remains 372 /429 variables (removed 57) and now considering 704/1481 (removed 777) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 12 ms. Remains : 372/429 places, 704/1481 transitions.
[2023-04-07 01:23:16] [INFO ] Flatten gal took : 19 ms
[2023-04-07 01:23:16] [INFO ] Flatten gal took : 20 ms
[2023-04-07 01:23:16] [INFO ] Input system was already deterministic with 704 transitions.
Starting structural reductions in LTL mode, iteration 0 : 429/429 places, 1481/1481 transitions.
Discarding 63 places :
Symmetric choice reduction at 0 with 63 rule applications. Total rules 63 place count 366 transition count 618
Iterating global reduction 0 with 63 rules applied. Total rules applied 126 place count 366 transition count 618
Applied a total of 126 rules in 18 ms. Remains 366 /429 variables (removed 63) and now considering 618/1481 (removed 863) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 18 ms. Remains : 366/429 places, 618/1481 transitions.
[2023-04-07 01:23:16] [INFO ] Flatten gal took : 15 ms
[2023-04-07 01:23:16] [INFO ] Flatten gal took : 17 ms
[2023-04-07 01:23:16] [INFO ] Input system was already deterministic with 618 transitions.
Starting structural reductions in LTL mode, iteration 0 : 429/429 places, 1481/1481 transitions.
Discarding 56 places :
Symmetric choice reduction at 0 with 56 rule applications. Total rules 56 place count 373 transition count 721
Iterating global reduction 0 with 56 rules applied. Total rules applied 112 place count 373 transition count 721
Applied a total of 112 rules in 18 ms. Remains 373 /429 variables (removed 56) and now considering 721/1481 (removed 760) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 18 ms. Remains : 373/429 places, 721/1481 transitions.
[2023-04-07 01:23:16] [INFO ] Flatten gal took : 18 ms
[2023-04-07 01:23:16] [INFO ] Flatten gal took : 19 ms
[2023-04-07 01:23:16] [INFO ] Input system was already deterministic with 721 transitions.
Starting structural reductions in LTL mode, iteration 0 : 429/429 places, 1481/1481 transitions.
Discarding 64 places :
Symmetric choice reduction at 0 with 64 rule applications. Total rules 64 place count 365 transition count 617
Iterating global reduction 0 with 64 rules applied. Total rules applied 128 place count 365 transition count 617
Applied a total of 128 rules in 11 ms. Remains 365 /429 variables (removed 64) and now considering 617/1481 (removed 864) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 11 ms. Remains : 365/429 places, 617/1481 transitions.
[2023-04-07 01:23:17] [INFO ] Flatten gal took : 15 ms
[2023-04-07 01:23:17] [INFO ] Flatten gal took : 17 ms
[2023-04-07 01:23:17] [INFO ] Input system was already deterministic with 617 transitions.
[2023-04-07 01:23:17] [INFO ] Flatten gal took : 41 ms
[2023-04-07 01:23:17] [INFO ] Flatten gal took : 41 ms
[2023-04-07 01:23:17] [INFO ] Export to MCC of 15 properties in file /home/mcc/execution/CTLFireability.sr.xml took 5 ms.
[2023-04-07 01:23:17] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 429 places, 1481 transitions and 5752 arcs took 7 ms.
Total runtime 60836 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT Anderson-PT-09
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/373
CTLFireability

FORMULA Anderson-PT-09-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Anderson-PT-09-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Anderson-PT-09-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Anderson-PT-09-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Anderson-PT-09-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Anderson-PT-09-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Anderson-PT-09-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Anderson-PT-09-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Anderson-PT-09-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1680830955517

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202304061127.jar
+ VERSION=202304061127
+ echo 'Running Version 202304061127'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/373/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/373/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/373/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: LAUNCH task # 38 (type EXCL) for 37 Anderson-PT-09-CTLFireability-11
lola: time limit : 163 sec
lola: memory limit: 32 pages
lola: FINISHED task # 38 (type EXCL) for Anderson-PT-09-CTLFireability-11
lola: result : false
lola: markings : 141
lola: fired transitions : 142
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 4 (type EXCL) for 3 Anderson-PT-09-CTLFireability-01
lola: time limit : 179 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: LAUNCH task # 62 (type FNDP) for 47 Anderson-PT-09-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 63 (type EQUN) for 47 Anderson-PT-09-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: LAUNCH task # 65 (type SRCH) for 47 Anderson-PT-09-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 65 (type SRCH) for Anderson-PT-09-CTLFireability-13
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: FINISHED task # 62 (type FNDP) for Anderson-PT-09-CTLFireability-13
lola: result : true
lola: fired transitions : 134
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 63 (type EQUN) for Anderson-PT-09-CTLFireability-13 (obsolete)
lola: FINISHED task # 63 (type EQUN) for Anderson-PT-09-CTLFireability-13
lola: result : unknown
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-13: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Anderson-PT-09-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
Anderson-PT-09-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
Anderson-PT-09-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 4/239 4/32 Anderson-PT-09-CTLFireability-01 396185 m, 79237 m/sec, 830725 t fired, .

Time elapsed: 7 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-13: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Anderson-PT-09-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
Anderson-PT-09-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
Anderson-PT-09-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 9/239 9/32 Anderson-PT-09-CTLFireability-01 886232 m, 98009 m/sec, 1861719 t fired, .

Time elapsed: 12 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-13: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Anderson-PT-09-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
Anderson-PT-09-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
Anderson-PT-09-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 14/239 14/32 Anderson-PT-09-CTLFireability-01 1376381 m, 98029 m/sec, 2892944 t fired, .

Time elapsed: 17 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-13: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Anderson-PT-09-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
Anderson-PT-09-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
Anderson-PT-09-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 19/239 19/32 Anderson-PT-09-CTLFireability-01 1850250 m, 94773 m/sec, 3890243 t fired, .

Time elapsed: 22 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-13: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Anderson-PT-09-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
Anderson-PT-09-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
Anderson-PT-09-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 24/239 23/32 Anderson-PT-09-CTLFireability-01 2309206 m, 91791 m/sec, 4861394 t fired, .

Time elapsed: 27 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-13: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Anderson-PT-09-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
Anderson-PT-09-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
Anderson-PT-09-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 29/239 28/32 Anderson-PT-09-CTLFireability-01 2770724 m, 92303 m/sec, 5834480 t fired, .

Time elapsed: 32 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-13: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Anderson-PT-09-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
Anderson-PT-09-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
Anderson-PT-09-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 34/239 32/32 Anderson-PT-09-CTLFireability-01 3230064 m, 91868 m/sec, 6803402 t fired, .

Time elapsed: 37 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 4 (type EXCL) for Anderson-PT-09-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-13: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
Anderson-PT-09-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-12: CONJ 0 2 0 0 2 0 0 0
Anderson-PT-09-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 42 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 59 (type EXCL) for 58 Anderson-PT-09-CTLFireability-14
lola: time limit : 254 sec
lola: memory limit: 32 pages
lola: FINISHED task # 59 (type EXCL) for Anderson-PT-09-CTLFireability-14
lola: result : false
lola: markings : 101
lola: fired transitions : 606
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 45 (type EXCL) for 40 Anderson-PT-09-CTLFireability-12
lola: time limit : 273 sec
lola: memory limit: 32 pages
lola: FINISHED task # 45 (type EXCL) for Anderson-PT-09-CTLFireability-12
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 35 (type EXCL) for 34 Anderson-PT-09-CTLFireability-10
lola: time limit : 296 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
Anderson-PT-09-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Anderson-PT-09-CTLFireability-12: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 5/296 8/32 Anderson-PT-09-CTLFireability-10 992113 m, 198422 m/sec, 1019109 t fired, .

Time elapsed: 47 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
Anderson-PT-09-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Anderson-PT-09-CTLFireability-12: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 10/296 8/32 Anderson-PT-09-CTLFireability-10 992113 m, 0 m/sec, 2364766 t fired, .

Time elapsed: 52 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
Anderson-PT-09-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Anderson-PT-09-CTLFireability-12: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 15/296 10/32 Anderson-PT-09-CTLFireability-10 1198168 m, 41211 m/sec, 3657358 t fired, .

Time elapsed: 57 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
Anderson-PT-09-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Anderson-PT-09-CTLFireability-12: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 20/296 12/32 Anderson-PT-09-CTLFireability-10 1591812 m, 78728 m/sec, 4858183 t fired, .

Time elapsed: 62 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
Anderson-PT-09-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Anderson-PT-09-CTLFireability-12: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 25/296 15/32 Anderson-PT-09-CTLFireability-10 1981957 m, 78029 m/sec, 6051789 t fired, .

Time elapsed: 67 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
Anderson-PT-09-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Anderson-PT-09-CTLFireability-12: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 30/296 17/32 Anderson-PT-09-CTLFireability-10 2371054 m, 77819 m/sec, 7242983 t fired, .

Time elapsed: 72 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
Anderson-PT-09-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Anderson-PT-09-CTLFireability-12: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 35/296 19/32 Anderson-PT-09-CTLFireability-10 2752353 m, 76259 m/sec, 8417812 t fired, .

Time elapsed: 77 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
Anderson-PT-09-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Anderson-PT-09-CTLFireability-12: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 40/296 22/32 Anderson-PT-09-CTLFireability-10 3128457 m, 75220 m/sec, 9582161 t fired, .

Time elapsed: 82 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
Anderson-PT-09-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Anderson-PT-09-CTLFireability-12: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 45/296 24/32 Anderson-PT-09-CTLFireability-10 3499982 m, 74305 m/sec, 10737412 t fired, .

Time elapsed: 87 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
Anderson-PT-09-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Anderson-PT-09-CTLFireability-12: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 50/296 26/32 Anderson-PT-09-CTLFireability-10 3869823 m, 73968 m/sec, 11884053 t fired, .

Time elapsed: 92 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
Anderson-PT-09-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Anderson-PT-09-CTLFireability-12: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 55/296 28/32 Anderson-PT-09-CTLFireability-10 4237426 m, 73520 m/sec, 13025550 t fired, .

Time elapsed: 97 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
Anderson-PT-09-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Anderson-PT-09-CTLFireability-12: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 60/296 30/32 Anderson-PT-09-CTLFireability-10 4603196 m, 73154 m/sec, 14162468 t fired, .

Time elapsed: 102 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
Anderson-PT-09-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Anderson-PT-09-CTLFireability-12: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 65/296 32/32 Anderson-PT-09-CTLFireability-10 4966018 m, 72564 m/sec, 15295661 t fired, .

Time elapsed: 107 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 35 (type EXCL) for Anderson-PT-09-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
Anderson-PT-09-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-12: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 112 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 32 (type EXCL) for 27 Anderson-PT-09-CTLFireability-09
lola: time limit : 317 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-09: CONJ 0 1 1 0 2 0 0 0
Anderson-PT-09-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-12: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 5/317 9/32 Anderson-PT-09-CTLFireability-09 1051253 m, 210250 m/sec, 1081780 t fired, .

Time elapsed: 117 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-09: CONJ 0 1 1 0 2 0 0 0
Anderson-PT-09-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-12: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 10/317 15/32 Anderson-PT-09-CTLFireability-09 2008656 m, 191480 m/sec, 2090513 t fired, .

Time elapsed: 122 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-09: CONJ 0 1 1 0 2 0 0 0
Anderson-PT-09-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-12: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 15/317 21/32 Anderson-PT-09-CTLFireability-09 2903776 m, 179024 m/sec, 3058221 t fired, .

Time elapsed: 127 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-09: CONJ 0 1 1 0 2 0 0 0
Anderson-PT-09-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-12: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 20/317 26/32 Anderson-PT-09-CTLFireability-09 3762542 m, 171753 m/sec, 4017170 t fired, .

Time elapsed: 132 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-09: CONJ 0 1 1 0 2 0 0 0
Anderson-PT-09-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-12: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 25/317 31/32 Anderson-PT-09-CTLFireability-09 4599483 m, 167388 m/sec, 4949534 t fired, .

Time elapsed: 137 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 32 (type EXCL) for Anderson-PT-09-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-09: CONJ 0 1 0 0 2 0 1 0
Anderson-PT-09-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-12: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 142 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 30 (type EXCL) for 27 Anderson-PT-09-CTLFireability-09
lola: time limit : 345 sec
lola: memory limit: 32 pages
lola: FINISHED task # 30 (type EXCL) for Anderson-PT-09-CTLFireability-09
lola: result : false
lola: markings : 187
lola: fired transitions : 190
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 Anderson-PT-09-CTLFireability-08
lola: time limit : 384 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-09: CONJ false CTL model checker
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Anderson-PT-09-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-12: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 5/384 8/32 Anderson-PT-09-CTLFireability-08 741287 m, 148257 m/sec, 814954 t fired, .

Time elapsed: 147 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-09: CONJ false CTL model checker
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Anderson-PT-09-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-12: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 10/384 15/32 Anderson-PT-09-CTLFireability-08 1440282 m, 139799 m/sec, 1586722 t fired, .

Time elapsed: 152 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-09: CONJ false CTL model checker
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Anderson-PT-09-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-12: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 15/384 21/32 Anderson-PT-09-CTLFireability-08 2116915 m, 135326 m/sec, 2337343 t fired, .

Time elapsed: 157 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-09: CONJ false CTL model checker
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Anderson-PT-09-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-12: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 20/384 28/32 Anderson-PT-09-CTLFireability-08 2785862 m, 133789 m/sec, 3080599 t fired, .

Time elapsed: 162 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 25 (type EXCL) for Anderson-PT-09-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-09: CONJ false CTL model checker
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-12: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 167 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 22 (type EXCL) for 21 Anderson-PT-09-CTLFireability-07
lola: time limit : 429 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-09: CONJ false CTL model checker
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Anderson-PT-09-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-12: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 5/429 9/32 Anderson-PT-09-CTLFireability-07 1064180 m, 212836 m/sec, 1093865 t fired, .

Time elapsed: 172 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-09: CONJ false CTL model checker
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Anderson-PT-09-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-12: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 10/429 15/32 Anderson-PT-09-CTLFireability-07 2008921 m, 188948 m/sec, 2086717 t fired, .

Time elapsed: 177 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-09: CONJ false CTL model checker
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
Anderson-PT-09-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-12: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 15/429 21/32 Anderson-PT-09-CTLFireability-07 2914546 m, 181125 m/sec, 3059195 t fired, .

Time elapsed: 182 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: FINISHED task # 22 (type EXCL) for Anderson-PT-09-CTLFireability-07
lola: result : true
lola: markings : 3374869
lola: fired transitions : 3568186
lola: time used : 19.000000
lola: memory pages used : 23
lola: LAUNCH task # 19 (type EXCL) for 18 Anderson-PT-09-CTLFireability-06
lola: time limit : 487 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for Anderson-PT-09-CTLFireability-06
lola: result : false
lola: markings : 2484
lola: fired transitions : 2536
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 Anderson-PT-09-CTLFireability-05
lola: time limit : 569 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-06: CTL false CTL model checker
Anderson-PT-09-CTLFireability-07: CTL true CTL model checker
Anderson-PT-09-CTLFireability-09: CONJ false CTL model checker
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Anderson-PT-09-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-12: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 1/569 2/32 Anderson-PT-09-CTLFireability-05 99793 m, 19958 m/sec, 208666 t fired, .

Time elapsed: 187 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-06: CTL false CTL model checker
Anderson-PT-09-CTLFireability-07: CTL true CTL model checker
Anderson-PT-09-CTLFireability-09: CONJ false CTL model checker
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Anderson-PT-09-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-12: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 6/569 7/32 Anderson-PT-09-CTLFireability-05 628775 m, 105796 m/sec, 1318813 t fired, .

Time elapsed: 192 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-06: CTL false CTL model checker
Anderson-PT-09-CTLFireability-07: CTL true CTL model checker
Anderson-PT-09-CTLFireability-09: CONJ false CTL model checker
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Anderson-PT-09-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-12: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 11/569 12/32 Anderson-PT-09-CTLFireability-05 1142892 m, 102823 m/sec, 2400219 t fired, .

Time elapsed: 197 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-06: CTL false CTL model checker
Anderson-PT-09-CTLFireability-07: CTL true CTL model checker
Anderson-PT-09-CTLFireability-09: CONJ false CTL model checker
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Anderson-PT-09-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-12: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 16/569 17/32 Anderson-PT-09-CTLFireability-05 1639700 m, 99361 m/sec, 3446787 t fired, .

Time elapsed: 202 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-06: CTL false CTL model checker
Anderson-PT-09-CTLFireability-07: CTL true CTL model checker
Anderson-PT-09-CTLFireability-09: CONJ false CTL model checker
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Anderson-PT-09-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-12: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 21/569 21/32 Anderson-PT-09-CTLFireability-05 2130827 m, 98225 m/sec, 4483776 t fired, .

Time elapsed: 207 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-06: CTL false CTL model checker
Anderson-PT-09-CTLFireability-07: CTL true CTL model checker
Anderson-PT-09-CTLFireability-09: CONJ false CTL model checker
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Anderson-PT-09-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-12: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 26/569 26/32 Anderson-PT-09-CTLFireability-05 2618698 m, 97574 m/sec, 5512984 t fired, .

Time elapsed: 212 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-06: CTL false CTL model checker
Anderson-PT-09-CTLFireability-07: CTL true CTL model checker
Anderson-PT-09-CTLFireability-09: CONJ false CTL model checker
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Anderson-PT-09-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-12: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 31/569 31/32 Anderson-PT-09-CTLFireability-05 3095861 m, 95432 m/sec, 6521065 t fired, .

Time elapsed: 217 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 16 (type EXCL) for Anderson-PT-09-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-06: CTL false CTL model checker
Anderson-PT-09-CTLFireability-07: CTL true CTL model checker
Anderson-PT-09-CTLFireability-09: CONJ false CTL model checker
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-12: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 222 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 13 (type EXCL) for 12 Anderson-PT-09-CTLFireability-04
lola: time limit : 675 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for Anderson-PT-09-CTLFireability-04
lola: result : false
lola: markings : 101
lola: fired transitions : 101
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 66 (type EXCL) for 40 Anderson-PT-09-CTLFireability-12
lola: time limit : 844 sec
lola: memory limit: 32 pages
lola: FINISHED task # 66 (type EXCL) for Anderson-PT-09-CTLFireability-12
lola: result : true
lola: markings : 46
lola: fired transitions : 46
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 Anderson-PT-09-CTLFireability-02
lola: time limit : 1126 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for Anderson-PT-09-CTLFireability-02
lola: result : false
lola: markings : 114
lola: fired transitions : 228
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 Anderson-PT-09-CTLFireability-03
lola: time limit : 1689 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-02: CTL false CTL model checker
Anderson-PT-09-CTLFireability-04: CTL false CTL model checker
Anderson-PT-09-CTLFireability-06: CTL false CTL model checker
Anderson-PT-09-CTLFireability-07: CTL true CTL model checker
Anderson-PT-09-CTLFireability-09: CONJ false CTL model checker
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-12: CONJ false state space / EG
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Anderson-PT-09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-10: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/1689 4/32 Anderson-PT-09-CTLFireability-03 404705 m, 80941 m/sec, 1630645 t fired, .

Time elapsed: 227 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-02: CTL false CTL model checker
Anderson-PT-09-CTLFireability-04: CTL false CTL model checker
Anderson-PT-09-CTLFireability-06: CTL false CTL model checker
Anderson-PT-09-CTLFireability-07: CTL true CTL model checker
Anderson-PT-09-CTLFireability-09: CONJ false CTL model checker
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-12: CONJ false state space / EG
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Anderson-PT-09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-10: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/1689 7/32 Anderson-PT-09-CTLFireability-03 800803 m, 79219 m/sec, 3229825 t fired, .

Time elapsed: 232 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-02: CTL false CTL model checker
Anderson-PT-09-CTLFireability-04: CTL false CTL model checker
Anderson-PT-09-CTLFireability-06: CTL false CTL model checker
Anderson-PT-09-CTLFireability-07: CTL true CTL model checker
Anderson-PT-09-CTLFireability-09: CONJ false CTL model checker
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-12: CONJ false state space / EG
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Anderson-PT-09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-10: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/1689 9/32 Anderson-PT-09-CTLFireability-03 1188749 m, 77589 m/sec, 4802254 t fired, .

Time elapsed: 237 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-02: CTL false CTL model checker
Anderson-PT-09-CTLFireability-04: CTL false CTL model checker
Anderson-PT-09-CTLFireability-06: CTL false CTL model checker
Anderson-PT-09-CTLFireability-07: CTL true CTL model checker
Anderson-PT-09-CTLFireability-09: CONJ false CTL model checker
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-12: CONJ false state space / EG
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Anderson-PT-09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-10: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/1689 12/32 Anderson-PT-09-CTLFireability-03 1571097 m, 76469 m/sec, 6358200 t fired, .

Time elapsed: 242 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-02: CTL false CTL model checker
Anderson-PT-09-CTLFireability-04: CTL false CTL model checker
Anderson-PT-09-CTLFireability-06: CTL false CTL model checker
Anderson-PT-09-CTLFireability-07: CTL true CTL model checker
Anderson-PT-09-CTLFireability-09: CONJ false CTL model checker
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-12: CONJ false state space / EG
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Anderson-PT-09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-10: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 25/1689 14/32 Anderson-PT-09-CTLFireability-03 1951606 m, 76101 m/sec, 7909427 t fired, .

Time elapsed: 247 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-02: CTL false CTL model checker
Anderson-PT-09-CTLFireability-04: CTL false CTL model checker
Anderson-PT-09-CTLFireability-06: CTL false CTL model checker
Anderson-PT-09-CTLFireability-07: CTL true CTL model checker
Anderson-PT-09-CTLFireability-09: CONJ false CTL model checker
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-12: CONJ false state space / EG
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Anderson-PT-09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-10: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 30/1689 17/32 Anderson-PT-09-CTLFireability-03 2324624 m, 74603 m/sec, 9440725 t fired, .

Time elapsed: 252 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-02: CTL false CTL model checker
Anderson-PT-09-CTLFireability-04: CTL false CTL model checker
Anderson-PT-09-CTLFireability-06: CTL false CTL model checker
Anderson-PT-09-CTLFireability-07: CTL true CTL model checker
Anderson-PT-09-CTLFireability-09: CONJ false CTL model checker
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-12: CONJ false state space / EG
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Anderson-PT-09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-10: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 35/1689 19/32 Anderson-PT-09-CTLFireability-03 2695371 m, 74149 m/sec, 10972192 t fired, .

Time elapsed: 257 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-02: CTL false CTL model checker
Anderson-PT-09-CTLFireability-04: CTL false CTL model checker
Anderson-PT-09-CTLFireability-06: CTL false CTL model checker
Anderson-PT-09-CTLFireability-07: CTL true CTL model checker
Anderson-PT-09-CTLFireability-09: CONJ false CTL model checker
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-12: CONJ false state space / EG
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Anderson-PT-09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-10: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 40/1689 21/32 Anderson-PT-09-CTLFireability-03 3063746 m, 73675 m/sec, 12495361 t fired, .

Time elapsed: 262 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-02: CTL false CTL model checker
Anderson-PT-09-CTLFireability-04: CTL false CTL model checker
Anderson-PT-09-CTLFireability-06: CTL false CTL model checker
Anderson-PT-09-CTLFireability-07: CTL true CTL model checker
Anderson-PT-09-CTLFireability-09: CONJ false CTL model checker
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-12: CONJ false state space / EG
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Anderson-PT-09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-10: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 45/1689 24/32 Anderson-PT-09-CTLFireability-03 3432903 m, 73831 m/sec, 14020624 t fired, .

Time elapsed: 267 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-02: CTL false CTL model checker
Anderson-PT-09-CTLFireability-04: CTL false CTL model checker
Anderson-PT-09-CTLFireability-06: CTL false CTL model checker
Anderson-PT-09-CTLFireability-07: CTL true CTL model checker
Anderson-PT-09-CTLFireability-09: CONJ false CTL model checker
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-12: CONJ false state space / EG
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Anderson-PT-09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-10: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 50/1689 26/32 Anderson-PT-09-CTLFireability-03 3799882 m, 73395 m/sec, 15542020 t fired, .

Time elapsed: 272 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-02: CTL false CTL model checker
Anderson-PT-09-CTLFireability-04: CTL false CTL model checker
Anderson-PT-09-CTLFireability-06: CTL false CTL model checker
Anderson-PT-09-CTLFireability-07: CTL true CTL model checker
Anderson-PT-09-CTLFireability-09: CONJ false CTL model checker
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-12: CONJ false state space / EG
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Anderson-PT-09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-10: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 55/1689 28/32 Anderson-PT-09-CTLFireability-03 4163802 m, 72784 m/sec, 17054963 t fired, .

Time elapsed: 277 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-02: CTL false CTL model checker
Anderson-PT-09-CTLFireability-04: CTL false CTL model checker
Anderson-PT-09-CTLFireability-06: CTL false CTL model checker
Anderson-PT-09-CTLFireability-07: CTL true CTL model checker
Anderson-PT-09-CTLFireability-09: CONJ false CTL model checker
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-12: CONJ false state space / EG
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Anderson-PT-09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-10: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 60/1689 30/32 Anderson-PT-09-CTLFireability-03 4527196 m, 72678 m/sec, 18568649 t fired, .

Time elapsed: 282 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-02: CTL false CTL model checker
Anderson-PT-09-CTLFireability-04: CTL false CTL model checker
Anderson-PT-09-CTLFireability-06: CTL false CTL model checker
Anderson-PT-09-CTLFireability-07: CTL true CTL model checker
Anderson-PT-09-CTLFireability-09: CONJ false CTL model checker
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-12: CONJ false state space / EG
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Anderson-PT-09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-10: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 65/1689 32/32 Anderson-PT-09-CTLFireability-03 4887930 m, 72146 m/sec, 20081884 t fired, .

Time elapsed: 287 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 10 (type EXCL) for Anderson-PT-09-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-02: CTL false CTL model checker
Anderson-PT-09-CTLFireability-04: CTL false CTL model checker
Anderson-PT-09-CTLFireability-06: CTL false CTL model checker
Anderson-PT-09-CTLFireability-07: CTL true CTL model checker
Anderson-PT-09-CTLFireability-09: CONJ false CTL model checker
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-12: CONJ false state space / EG
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-10: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 292 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: LAUNCH task # 1 (type EXCL) for 0 Anderson-PT-09-CTLFireability-00
lola: time limit : 3308 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-02: CTL false CTL model checker
Anderson-PT-09-CTLFireability-04: CTL false CTL model checker
Anderson-PT-09-CTLFireability-06: CTL false CTL model checker
Anderson-PT-09-CTLFireability-07: CTL true CTL model checker
Anderson-PT-09-CTLFireability-09: CONJ false CTL model checker
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-12: CONJ false state space / EG
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-10: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/3308 4/32 Anderson-PT-09-CTLFireability-00 425409 m, 85081 m/sec, 1616828 t fired, .

Time elapsed: 297 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-02: CTL false CTL model checker
Anderson-PT-09-CTLFireability-04: CTL false CTL model checker
Anderson-PT-09-CTLFireability-06: CTL false CTL model checker
Anderson-PT-09-CTLFireability-07: CTL true CTL model checker
Anderson-PT-09-CTLFireability-09: CONJ false CTL model checker
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-12: CONJ false state space / EG
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-10: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/3308 7/32 Anderson-PT-09-CTLFireability-00 840439 m, 83006 m/sec, 3195880 t fired, .

Time elapsed: 302 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-02: CTL false CTL model checker
Anderson-PT-09-CTLFireability-04: CTL false CTL model checker
Anderson-PT-09-CTLFireability-06: CTL false CTL model checker
Anderson-PT-09-CTLFireability-07: CTL true CTL model checker
Anderson-PT-09-CTLFireability-09: CONJ false CTL model checker
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-12: CONJ false state space / EG
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-10: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/3308 10/32 Anderson-PT-09-CTLFireability-00 1246379 m, 81188 m/sec, 4755491 t fired, .

Time elapsed: 307 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-02: CTL false CTL model checker
Anderson-PT-09-CTLFireability-04: CTL false CTL model checker
Anderson-PT-09-CTLFireability-06: CTL false CTL model checker
Anderson-PT-09-CTLFireability-07: CTL true CTL model checker
Anderson-PT-09-CTLFireability-09: CONJ false CTL model checker
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-12: CONJ false state space / EG
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-10: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/3308 13/32 Anderson-PT-09-CTLFireability-00 1645294 m, 79783 m/sec, 6301553 t fired, .

Time elapsed: 312 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-02: CTL false CTL model checker
Anderson-PT-09-CTLFireability-04: CTL false CTL model checker
Anderson-PT-09-CTLFireability-06: CTL false CTL model checker
Anderson-PT-09-CTLFireability-07: CTL true CTL model checker
Anderson-PT-09-CTLFireability-09: CONJ false CTL model checker
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-12: CONJ false state space / EG
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-10: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/3308 15/32 Anderson-PT-09-CTLFireability-00 2038576 m, 78656 m/sec, 7834411 t fired, .

Time elapsed: 317 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-02: CTL false CTL model checker
Anderson-PT-09-CTLFireability-04: CTL false CTL model checker
Anderson-PT-09-CTLFireability-06: CTL false CTL model checker
Anderson-PT-09-CTLFireability-07: CTL true CTL model checker
Anderson-PT-09-CTLFireability-09: CONJ false CTL model checker
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-12: CONJ false state space / EG
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-10: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/3308 18/32 Anderson-PT-09-CTLFireability-00 2427685 m, 77821 m/sec, 9361645 t fired, .

Time elapsed: 322 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-02: CTL false CTL model checker
Anderson-PT-09-CTLFireability-04: CTL false CTL model checker
Anderson-PT-09-CTLFireability-06: CTL false CTL model checker
Anderson-PT-09-CTLFireability-07: CTL true CTL model checker
Anderson-PT-09-CTLFireability-09: CONJ false CTL model checker
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-12: CONJ false state space / EG
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-10: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/3308 20/32 Anderson-PT-09-CTLFireability-00 2811700 m, 76803 m/sec, 10882383 t fired, .

Time elapsed: 327 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-02: CTL false CTL model checker
Anderson-PT-09-CTLFireability-04: CTL false CTL model checker
Anderson-PT-09-CTLFireability-06: CTL false CTL model checker
Anderson-PT-09-CTLFireability-07: CTL true CTL model checker
Anderson-PT-09-CTLFireability-09: CONJ false CTL model checker
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-12: CONJ false state space / EG
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-10: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/3308 22/32 Anderson-PT-09-CTLFireability-00 3191514 m, 75962 m/sec, 12398993 t fired, .

Time elapsed: 332 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-02: CTL false CTL model checker
Anderson-PT-09-CTLFireability-04: CTL false CTL model checker
Anderson-PT-09-CTLFireability-06: CTL false CTL model checker
Anderson-PT-09-CTLFireability-07: CTL true CTL model checker
Anderson-PT-09-CTLFireability-09: CONJ false CTL model checker
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-12: CONJ false state space / EG
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-10: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 45/3308 25/32 Anderson-PT-09-CTLFireability-00 3571859 m, 76069 m/sec, 13909955 t fired, .

Time elapsed: 337 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-02: CTL false CTL model checker
Anderson-PT-09-CTLFireability-04: CTL false CTL model checker
Anderson-PT-09-CTLFireability-06: CTL false CTL model checker
Anderson-PT-09-CTLFireability-07: CTL true CTL model checker
Anderson-PT-09-CTLFireability-09: CONJ false CTL model checker
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-12: CONJ false state space / EG
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-10: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 50/3308 27/32 Anderson-PT-09-CTLFireability-00 3947213 m, 75070 m/sec, 15409119 t fired, .

Time elapsed: 342 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-02: CTL false CTL model checker
Anderson-PT-09-CTLFireability-04: CTL false CTL model checker
Anderson-PT-09-CTLFireability-06: CTL false CTL model checker
Anderson-PT-09-CTLFireability-07: CTL true CTL model checker
Anderson-PT-09-CTLFireability-09: CONJ false CTL model checker
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-12: CONJ false state space / EG
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-10: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 55/3308 29/32 Anderson-PT-09-CTLFireability-00 4322438 m, 75045 m/sec, 16905155 t fired, .

Time elapsed: 347 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-02: CTL false CTL model checker
Anderson-PT-09-CTLFireability-04: CTL false CTL model checker
Anderson-PT-09-CTLFireability-06: CTL false CTL model checker
Anderson-PT-09-CTLFireability-07: CTL true CTL model checker
Anderson-PT-09-CTLFireability-09: CONJ false CTL model checker
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-12: CONJ false state space / EG
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-10: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 60/3308 32/32 Anderson-PT-09-CTLFireability-00 4695075 m, 74527 m/sec, 18401424 t fired, .

Time elapsed: 352 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: CANCELED task # 1 (type EXCL) for Anderson-PT-09-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-02: CTL false CTL model checker
Anderson-PT-09-CTLFireability-04: CTL false CTL model checker
Anderson-PT-09-CTLFireability-06: CTL false CTL model checker
Anderson-PT-09-CTLFireability-07: CTL true CTL model checker
Anderson-PT-09-CTLFireability-09: CONJ false CTL model checker
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-12: CONJ false state space / EG
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Anderson-PT-09-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Anderson-PT-09-CTLFireability-10: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 357 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 15
lola: Portfolio finished: no open tasks 15

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Anderson-PT-09-CTLFireability-00: CTL unknown AGGR
Anderson-PT-09-CTLFireability-01: CTL unknown AGGR
Anderson-PT-09-CTLFireability-02: CTL false CTL model checker
Anderson-PT-09-CTLFireability-03: CTL unknown AGGR
Anderson-PT-09-CTLFireability-04: CTL false CTL model checker
Anderson-PT-09-CTLFireability-05: CTL unknown AGGR
Anderson-PT-09-CTLFireability-06: CTL false CTL model checker
Anderson-PT-09-CTLFireability-07: CTL true CTL model checker
Anderson-PT-09-CTLFireability-08: CTL unknown AGGR
Anderson-PT-09-CTLFireability-09: CONJ false CTL model checker
Anderson-PT-09-CTLFireability-10: CTL unknown AGGR
Anderson-PT-09-CTLFireability-11: CTL false CTL model checker
Anderson-PT-09-CTLFireability-12: CONJ false state space / EG
Anderson-PT-09-CTLFireability-13: CONJ false findpath
Anderson-PT-09-CTLFireability-14: CTL false CTL model checker


Time elapsed: 357 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Anderson-PT-09"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is Anderson-PT-09, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r519-tall-167987244700042"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/Anderson-PT-09.tgz
mv Anderson-PT-09 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;