About the Execution of LoLA for PGCD-PT-D05N025
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 8129.691 | 160514.00 | 146624.00 | 419.90 | ??????FTTTFFFTFF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r518-tall-167987244600482.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is PGCD-PT-D05N025, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r518-tall-167987244600482
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 512K
-rw-r--r-- 1 mcc users 7.5K Mar 23 15:25 CTLCardinality.txt
-rw-r--r-- 1 mcc users 84K Mar 23 15:25 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.9K Mar 23 15:23 CTLFireability.txt
-rw-r--r-- 1 mcc users 44K Mar 23 15:23 CTLFireability.xml
-rw-r--r-- 1 mcc users 5.5K Mar 23 07:07 LTLCardinality.txt
-rw-r--r-- 1 mcc users 34K Mar 23 07:07 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.0K Mar 23 07:07 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Mar 23 07:07 LTLFireability.xml
-rw-r--r-- 1 mcc users 1 Mar 26 22:42 NewModel
-rw-r--r-- 1 mcc users 12K Mar 23 15:26 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 128K Mar 23 15:26 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Mar 23 15:25 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 104K Mar 23 15:25 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Mar 23 07:07 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.9K Mar 23 07:07 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 26 22:42 equiv_col
-rw-r--r-- 1 mcc users 8 Mar 26 22:42 instance
-rw-r--r-- 1 mcc users 6 Mar 26 22:42 iscolored
-rw-r--r-- 1 mcc users 13K Mar 26 22:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME PGCD-PT-D05N025-CTLFireability-00
FORMULA_NAME PGCD-PT-D05N025-CTLFireability-01
FORMULA_NAME PGCD-PT-D05N025-CTLFireability-02
FORMULA_NAME PGCD-PT-D05N025-CTLFireability-03
FORMULA_NAME PGCD-PT-D05N025-CTLFireability-04
FORMULA_NAME PGCD-PT-D05N025-CTLFireability-05
FORMULA_NAME PGCD-PT-D05N025-CTLFireability-06
FORMULA_NAME PGCD-PT-D05N025-CTLFireability-07
FORMULA_NAME PGCD-PT-D05N025-CTLFireability-08
FORMULA_NAME PGCD-PT-D05N025-CTLFireability-09
FORMULA_NAME PGCD-PT-D05N025-CTLFireability-10
FORMULA_NAME PGCD-PT-D05N025-CTLFireability-11
FORMULA_NAME PGCD-PT-D05N025-CTLFireability-12
FORMULA_NAME PGCD-PT-D05N025-CTLFireability-13
FORMULA_NAME PGCD-PT-D05N025-CTLFireability-14
FORMULA_NAME PGCD-PT-D05N025-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1679973710843
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=PGCD-PT-D05N025
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT PGCD-PT-D05N025
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
FORMULA PGCD-PT-D05N025-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PGCD-PT-D05N025-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PGCD-PT-D05N025-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PGCD-PT-D05N025-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PGCD-PT-D05N025-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PGCD-PT-D05N025-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PGCD-PT-D05N025-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PGCD-PT-D05N025-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PGCD-PT-D05N025-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA PGCD-PT-D05N025-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1679973871357
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 20 (type EXCL) for 19 PGCD-PT-D05N025-CTLFireability-05
lola: time limit : 150 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:734
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: Created skeleton in 1.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 58 (type FNDP) for 53 PGCD-PT-D05N025-CTLFireability-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 59 (type EQUN) for 53 PGCD-PT-D05N025-CTLFireability-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 61 (type SRCH) for 53 PGCD-PT-D05N025-CTLFireability-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: FINISHED task # 58 (type FNDP) for PGCD-PT-D05N025-CTLFireability-15
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 59 (type EQUN) for PGCD-PT-D05N025-CTLFireability-15 (obsolete)
lola: CANCELED task # 61 (type SRCH) for PGCD-PT-D05N025-CTLFireability-15 (obsolete)
lola: FINISHED task # 61 (type SRCH) for PGCD-PT-D05N025-CTLFireability-15
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
sara: try reading problem file /home/mcc/execution/CTLFireability-59.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 59 (type EQUN) for PGCD-PT-D05N025-CTLFireability-15
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D05N025-CTLFireability-15: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D05N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
PGCD-PT-D05N025-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
PGCD-PT-D05N025-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 5/211 7/32 PGCD-PT-D05N025-CTLFireability-05 1344488 m, 268897 m/sec, 10079661 t fired, .
Time elapsed: 5 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D05N025-CTLFireability-15: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D05N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
PGCD-PT-D05N025-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
PGCD-PT-D05N025-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 10/211 12/32 PGCD-PT-D05N025-CTLFireability-05 2760685 m, 283239 m/sec, 18948600 t fired, .
Time elapsed: 10 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D05N025-CTLFireability-15: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D05N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
PGCD-PT-D05N025-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
PGCD-PT-D05N025-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 15/211 18/32 PGCD-PT-D05N025-CTLFireability-05 4093468 m, 266556 m/sec, 27401706 t fired, .
Time elapsed: 15 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D05N025-CTLFireability-15: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D05N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
PGCD-PT-D05N025-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
PGCD-PT-D05N025-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 20/211 24/32 PGCD-PT-D05N025-CTLFireability-05 5441714 m, 269649 m/sec, 35768727 t fired, .
Time elapsed: 20 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D05N025-CTLFireability-15: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D05N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
PGCD-PT-D05N025-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
PGCD-PT-D05N025-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 25/211 29/32 PGCD-PT-D05N025-CTLFireability-05 6711196 m, 253896 m/sec, 43881298 t fired, .
Time elapsed: 25 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 20 (type EXCL) for PGCD-PT-D05N025-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D05N025-CTLFireability-15: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D05N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
PGCD-PT-D05N025-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
PGCD-PT-D05N025-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 48 (type EXCL) for 47 PGCD-PT-D05N025-CTLFireability-13
lola: time limit : 223 sec
lola: memory limit: 32 pages
lola: FINISHED task # 48 (type EXCL) for PGCD-PT-D05N025-CTLFireability-13
lola: result : true
lola: markings : 8
lola: fired transitions : 8
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 45 (type EXCL) for 44 PGCD-PT-D05N025-CTLFireability-12
lola: time limit : 238 sec
lola: memory limit: 32 pages
lola: FINISHED task # 45 (type EXCL) for PGCD-PT-D05N025-CTLFireability-12
lola: result : false
lola: markings : 1
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 35 (type EXCL) for 34 PGCD-PT-D05N025-CTLFireability-10
lola: time limit : 255 sec
lola: memory limit: 32 pages
lola: FINISHED task # 35 (type EXCL) for PGCD-PT-D05N025-CTLFireability-10
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 32 (type EXCL) for 31 PGCD-PT-D05N025-CTLFireability-09
lola: time limit : 274 sec
lola: memory limit: 32 pages
lola: FINISHED task # 32 (type EXCL) for PGCD-PT-D05N025-CTLFireability-09
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 29 (type EXCL) for 28 PGCD-PT-D05N025-CTLFireability-08
lola: time limit : 297 sec
lola: memory limit: 32 pages
lola: FINISHED task # 29 (type EXCL) for PGCD-PT-D05N025-CTLFireability-08
lola: result : true
lola: markings : 1
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 26 (type EXCL) for 25 PGCD-PT-D05N025-CTLFireability-07
lola: time limit : 324 sec
lola: memory limit: 32 pages
lola: FINISHED task # 26 (type EXCL) for PGCD-PT-D05N025-CTLFireability-07
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 23 (type EXCL) for 22 PGCD-PT-D05N025-CTLFireability-06
lola: time limit : 357 sec
lola: memory limit: 32 pages
lola: FINISHED task # 23 (type EXCL) for PGCD-PT-D05N025-CTLFireability-06
lola: result : false
lola: markings : 511
lola: fired transitions : 511
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 17 (type EXCL) for 16 PGCD-PT-D05N025-CTLFireability-04
lola: time limit : 396 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D05N025-CTLFireability-06: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-07: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-08: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-09: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-10: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-12: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-13: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-15: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D05N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
PGCD-PT-D05N025-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
PGCD-PT-D05N025-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 5/396 4/32 PGCD-PT-D05N025-CTLFireability-04 748729 m, 149745 m/sec, 2187090 t fired, .
Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D05N025-CTLFireability-06: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-07: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-08: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-09: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-10: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-12: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-13: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-15: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D05N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
PGCD-PT-D05N025-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
PGCD-PT-D05N025-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 10/396 8/32 PGCD-PT-D05N025-CTLFireability-04 1587058 m, 167665 m/sec, 4548698 t fired, .
Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D05N025-CTLFireability-06: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-07: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-08: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-09: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-10: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-12: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-13: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-15: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D05N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
PGCD-PT-D05N025-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
PGCD-PT-D05N025-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 15/396 12/32 PGCD-PT-D05N025-CTLFireability-04 2687124 m, 220013 m/sec, 7557343 t fired, .
Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D05N025-CTLFireability-06: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-07: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-08: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-09: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-10: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-12: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-13: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-15: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D05N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
PGCD-PT-D05N025-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
PGCD-PT-D05N025-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 20/396 17/32 PGCD-PT-D05N025-CTLFireability-04 3804129 m, 223401 m/sec, 10535605 t fired, .
Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D05N025-CTLFireability-06: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-07: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-08: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-09: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-10: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-12: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-13: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-15: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D05N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
PGCD-PT-D05N025-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
PGCD-PT-D05N025-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 25/396 21/32 PGCD-PT-D05N025-CTLFireability-04 4766748 m, 192523 m/sec, 13248112 t fired, .
Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D05N025-CTLFireability-06: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-07: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-08: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-09: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-10: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-12: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-13: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-15: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D05N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
PGCD-PT-D05N025-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
PGCD-PT-D05N025-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 30/396 25/32 PGCD-PT-D05N025-CTLFireability-04 5798142 m, 206278 m/sec, 16009845 t fired, .
Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D05N025-CTLFireability-06: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-07: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-08: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-09: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-10: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-12: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-13: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-15: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D05N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
PGCD-PT-D05N025-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
PGCD-PT-D05N025-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 35/396 29/32 PGCD-PT-D05N025-CTLFireability-04 6757922 m, 191956 m/sec, 18689123 t fired, .
Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 17 (type EXCL) for PGCD-PT-D05N025-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D05N025-CTLFireability-06: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-07: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-08: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-09: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-10: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-12: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-13: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-15: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D05N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
PGCD-PT-D05N025-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
PGCD-PT-D05N025-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 14 (type EXCL) for 13 PGCD-PT-D05N025-CTLFireability-03
lola: time limit : 441 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D05N025-CTLFireability-06: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-07: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-08: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-09: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-10: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-12: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-13: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-15: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D05N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
PGCD-PT-D05N025-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
PGCD-PT-D05N025-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 5/441 13/32 PGCD-PT-D05N025-CTLFireability-03 2925810 m, 585162 m/sec, 10225248 t fired, .
Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D05N025-CTLFireability-06: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-07: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-08: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-09: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-10: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-12: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-13: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-15: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D05N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
PGCD-PT-D05N025-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
PGCD-PT-D05N025-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
14 CTL EXCL 10/441 25/32 PGCD-PT-D05N025-CTLFireability-03 5646884 m, 544214 m/sec, 18922941 t fired, .
Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 14 (type EXCL) for PGCD-PT-D05N025-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D05N025-CTLFireability-06: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-07: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-08: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-09: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-10: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-12: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-13: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-15: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D05N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-02: CONJ 0 2 0 0 2 0 0 0
PGCD-PT-D05N025-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
PGCD-PT-D05N025-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 11 (type EXCL) for 6 PGCD-PT-D05N025-CTLFireability-02
lola: time limit : 502 sec
lola: memory limit: 32 pages
lola: FINISHED task # 11 (type EXCL) for PGCD-PT-D05N025-CTLFireability-02
lola: result : true
lola: markings : 53
lola: fired transitions : 156
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 9 (type EXCL) for 6 PGCD-PT-D05N025-CTLFireability-02
lola: time limit : 585 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D05N025-CTLFireability-06: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-07: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-08: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-09: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-10: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-12: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-13: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-15: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D05N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-02: CONJ 0 0 1 0 3 0 0 0
PGCD-PT-D05N025-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
PGCD-PT-D05N025-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
9 CTL EXCL 4/585 9/32 PGCD-PT-D05N025-CTLFireability-02 1859338 m, 371867 m/sec, 9606063 t fired, .
Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D05N025-CTLFireability-06: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-07: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-08: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-09: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-10: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-12: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-13: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-15: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D05N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-02: CONJ 0 0 1 0 3 0 0 0
PGCD-PT-D05N025-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
PGCD-PT-D05N025-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
9 CTL EXCL 9/585 17/32 PGCD-PT-D05N025-CTLFireability-02 3742002 m, 376532 m/sec, 17810282 t fired, .
Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D05N025-CTLFireability-06: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-07: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-08: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-09: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-10: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-12: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-13: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-15: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D05N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-02: CONJ 0 0 1 0 3 0 0 0
PGCD-PT-D05N025-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
PGCD-PT-D05N025-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
9 CTL EXCL 14/585 24/32 PGCD-PT-D05N025-CTLFireability-02 5597788 m, 371157 m/sec, 25725028 t fired, .
Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D05N025-CTLFireability-06: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-07: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-08: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-09: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-10: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-12: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-13: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-15: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D05N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-02: CONJ 0 0 1 0 3 0 0 0
PGCD-PT-D05N025-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
PGCD-PT-D05N025-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
9 CTL EXCL 19/585 32/32 PGCD-PT-D05N025-CTLFireability-02 7344523 m, 349347 m/sec, 33402460 t fired, .
Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 9 (type EXCL) for PGCD-PT-D05N025-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D05N025-CTLFireability-06: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-07: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-08: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-09: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-10: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-12: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-13: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-15: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D05N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
PGCD-PT-D05N025-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
PGCD-PT-D05N025-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 PGCD-PT-D05N025-CTLFireability-01
lola: time limit : 698 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D05N025-CTLFireability-06: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-07: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-08: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-09: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-10: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-12: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-13: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-15: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D05N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
PGCD-PT-D05N025-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
PGCD-PT-D05N025-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 6/698 11/32 PGCD-PT-D05N025-CTLFireability-01 2327614 m, 465522 m/sec, 9453915 t fired, .
Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D05N025-CTLFireability-06: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-07: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-08: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-09: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-10: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-12: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-13: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-15: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D05N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
PGCD-PT-D05N025-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
PGCD-PT-D05N025-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 11/698 20/32 PGCD-PT-D05N025-CTLFireability-01 4667299 m, 467937 m/sec, 17383319 t fired, .
Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D05N025-CTLFireability-06: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-07: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-08: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-09: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-10: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-12: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-13: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-15: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D05N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
PGCD-PT-D05N025-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
PGCD-PT-D05N025-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 16/698 30/32 PGCD-PT-D05N025-CTLFireability-01 6840960 m, 434732 m/sec, 24882863 t fired, .
Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for PGCD-PT-D05N025-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D05N025-CTLFireability-06: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-07: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-08: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-09: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-10: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-12: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-13: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-15: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D05N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
PGCD-PT-D05N025-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
PGCD-PT-D05N025-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 PGCD-PT-D05N025-CTLFireability-00
lola: time limit : 867 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D05N025-CTLFireability-06: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-07: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-08: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-09: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-10: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-12: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-13: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-15: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D05N025-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
PGCD-PT-D05N025-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
PGCD-PT-D05N025-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/867 7/32 PGCD-PT-D05N025-CTLFireability-00 1395734 m, 279146 m/sec, 6547179 t fired, .
Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D05N025-CTLFireability-06: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-07: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-08: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-09: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-10: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-12: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-13: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-15: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D05N025-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
PGCD-PT-D05N025-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
PGCD-PT-D05N025-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/867 14/32 PGCD-PT-D05N025-CTLFireability-00 3011724 m, 323198 m/sec, 13065379 t fired, .
Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D05N025-CTLFireability-06: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-07: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-08: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-09: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-10: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-12: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-13: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-15: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D05N025-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
PGCD-PT-D05N025-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
PGCD-PT-D05N025-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/867 20/32 PGCD-PT-D05N025-CTLFireability-00 4472470 m, 292149 m/sec, 19319130 t fired, .
Time elapsed: 146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D05N025-CTLFireability-06: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-07: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-08: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-09: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-10: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-12: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-13: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-15: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D05N025-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
PGCD-PT-D05N025-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
PGCD-PT-D05N025-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/867 25/32 PGCD-PT-D05N025-CTLFireability-00 5804245 m, 266355 m/sec, 25249859 t fired, .
Time elapsed: 151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D05N025-CTLFireability-06: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-07: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-08: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-09: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-10: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-12: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-13: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-15: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D05N025-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PGCD-PT-D05N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
PGCD-PT-D05N025-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
PGCD-PT-D05N025-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/867 31/32 PGCD-PT-D05N025-CTLFireability-00 7077494 m, 254649 m/sec, 31002738 t fired, .
Time elapsed: 156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for PGCD-PT-D05N025-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D05N025-CTLFireability-06: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-07: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-08: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-09: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-10: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-12: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-13: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-15: AG false findpath
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D05N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-02: CONJ 0 0 0 0 3 0 1 0
PGCD-PT-D05N025-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D05N025-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
PGCD-PT-D05N025-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 56 (type EXCL) for 37 PGCD-PT-D05N025-CTLFireability-11
lola: time limit : 1146 sec
lola: memory limit: 32 pages
lola: FINISHED task # 56 (type EXCL) for PGCD-PT-D05N025-CTLFireability-11
lola: result : true
lola: markings : 53
lola: fired transitions : 53
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 51 (type EXCL) for 50 PGCD-PT-D05N025-CTLFireability-14
lola: time limit : 3439 sec
lola: memory limit: 32 pages
lola: FINISHED task # 51 (type EXCL) for PGCD-PT-D05N025-CTLFireability-14
lola: result : false
lola: markings : 78
lola: fired transitions : 111
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D05N025-CTLFireability-00: CTL unknown AGGR
PGCD-PT-D05N025-CTLFireability-01: CTL unknown AGGR
PGCD-PT-D05N025-CTLFireability-02: CONJ unknown CONJ
PGCD-PT-D05N025-CTLFireability-03: CTL unknown AGGR
PGCD-PT-D05N025-CTLFireability-04: CTL unknown AGGR
PGCD-PT-D05N025-CTLFireability-05: CTL unknown AGGR
PGCD-PT-D05N025-CTLFireability-06: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-07: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-08: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-09: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-10: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-11: CONJ false state space /EFEG
PGCD-PT-D05N025-CTLFireability-12: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-13: CTL true CTL model checker
PGCD-PT-D05N025-CTLFireability-14: CTL false CTL model checker
PGCD-PT-D05N025-CTLFireability-15: AG false findpath
Time elapsed: 161 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PGCD-PT-D05N025"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is PGCD-PT-D05N025, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r518-tall-167987244600482"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/PGCD-PT-D05N025.tgz
mv PGCD-PT-D05N025 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;