Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r518-tall-167987244600450.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is PGCD-PT-D02N100, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r518-tall-167987244600450
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 480K
-rw-r--r-- 1 mcc users 5.3K Mar 23 15:27 CTLCardinality.txt
-rw-r--r-- 1 mcc users 52K Mar 23 15:27 CTLCardinality.xml
-rw-r--r-- 1 mcc users 3.9K Mar 23 15:25 CTLFireability.txt
-rw-r--r-- 1 mcc users 32K Mar 23 15:25 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K Mar 23 07:07 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Mar 23 07:07 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Mar 23 07:07 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Mar 23 07:07 LTLFireability.xml
-rw-r--r-- 1 mcc users 1 Mar 26 22:42 NewModel
-rw-r--r-- 1 mcc users 15K Mar 23 15:28 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 161K Mar 23 15:28 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Mar 23 15:28 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 100K Mar 23 15:28 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Mar 23 07:07 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.3K Mar 23 07:07 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 26 22:42 equiv_col
-rw-r--r-- 1 mcc users 8 Mar 26 22:42 instance
-rw-r--r-- 1 mcc users 6 Mar 26 22:42 iscolored
-rw-r--r-- 1 mcc users 6.8K Mar 26 22:42 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME PGCD-PT-D02N100-CTLFireability-00
FORMULA_NAME PGCD-PT-D02N100-CTLFireability-01
FORMULA_NAME PGCD-PT-D02N100-CTLFireability-02
FORMULA_NAME PGCD-PT-D02N100-CTLFireability-03
FORMULA_NAME PGCD-PT-D02N100-CTLFireability-04
FORMULA_NAME PGCD-PT-D02N100-CTLFireability-05
FORMULA_NAME PGCD-PT-D02N100-CTLFireability-06
FORMULA_NAME PGCD-PT-D02N100-CTLFireability-07
FORMULA_NAME PGCD-PT-D02N100-CTLFireability-08
FORMULA_NAME PGCD-PT-D02N100-CTLFireability-09
FORMULA_NAME PGCD-PT-D02N100-CTLFireability-10
FORMULA_NAME PGCD-PT-D02N100-CTLFireability-11
FORMULA_NAME PGCD-PT-D02N100-CTLFireability-12
FORMULA_NAME PGCD-PT-D02N100-CTLFireability-13
FORMULA_NAME PGCD-PT-D02N100-CTLFireability-14
FORMULA_NAME PGCD-PT-D02N100-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679972928388

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=PGCD-PT-D02N100
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT PGCD-PT-D02N100
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability

FORMULA PGCD-PT-D02N100-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PGCD-PT-D02N100-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PGCD-PT-D02N100-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PGCD-PT-D02N100-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PGCD-PT-D02N100-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PGCD-PT-D02N100-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA PGCD-PT-D02N100-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679973148859

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: LAUNCH task # 4 (type EXCL) for 3 PGCD-PT-D02N100-CTLFireability-01
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D02N100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
PGCD-PT-D02N100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-12: SP ACTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/211 10/32 PGCD-PT-D02N100-CTLFireability-01 2287344 m, 457468 m/sec, 8576421 t fired, .

Time elapsed: 5 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D02N100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
PGCD-PT-D02N100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-12: SP ACTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/211 19/32 PGCD-PT-D02N100-CTLFireability-01 4354431 m, 413417 m/sec, 16546849 t fired, .

Time elapsed: 10 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D02N100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
PGCD-PT-D02N100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-12: SP ACTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/211 27/32 PGCD-PT-D02N100-CTLFireability-01 6324339 m, 393981 m/sec, 24263279 t fired, .

Time elapsed: 15 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for PGCD-PT-D02N100-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D02N100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
PGCD-PT-D02N100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-12: SP ACTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 20 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 50 (type EXCL) for 49 PGCD-PT-D02N100-CTLFireability-15
lola: time limit : 223 sec
lola: memory limit: 32 pages
lola: FINISHED task # 50 (type EXCL) for PGCD-PT-D02N100-CTLFireability-15
lola: result : true
lola: markings : 4
lola: fired transitions : 8
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 47 (type EXCL) for 46 PGCD-PT-D02N100-CTLFireability-14
lola: time limit : 238 sec
lola: memory limit: 32 pages
lola: FINISHED task # 47 (type EXCL) for PGCD-PT-D02N100-CTLFireability-14
lola: result : true
lola: markings : 15
lola: fired transitions : 19
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 44 (type EXCL) for 43 PGCD-PT-D02N100-CTLFireability-13
lola: time limit : 255 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D02N100-CTLFireability-14: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D02N100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
PGCD-PT-D02N100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-12: SP ACTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 5/255 9/32 PGCD-PT-D02N100-CTLFireability-13 1927422 m, 385484 m/sec, 9792921 t fired, .

Time elapsed: 25 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D02N100-CTLFireability-14: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D02N100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
PGCD-PT-D02N100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-12: SP ACTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 10/255 16/32 PGCD-PT-D02N100-CTLFireability-13 3696289 m, 353773 m/sec, 18418298 t fired, .

Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D02N100-CTLFireability-14: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D02N100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
PGCD-PT-D02N100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-12: SP ACTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 15/255 23/32 PGCD-PT-D02N100-CTLFireability-13 5447231 m, 350188 m/sec, 26918408 t fired, .

Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D02N100-CTLFireability-14: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D02N100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
PGCD-PT-D02N100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-12: SP ACTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 20/255 31/32 PGCD-PT-D02N100-CTLFireability-13 7166851 m, 343924 m/sec, 35187076 t fired, .

Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 44 (type EXCL) for PGCD-PT-D02N100-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D02N100-CTLFireability-14: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D02N100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-10: DISJ 0 2 0 0 2 0 0 0
PGCD-PT-D02N100-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-12: SP ACTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 38 (type EXCL) for 37 PGCD-PT-D02N100-CTLFireability-11
lola: time limit : 273 sec
lola: memory limit: 32 pages
lola: FINISHED task # 38 (type EXCL) for PGCD-PT-D02N100-CTLFireability-11
lola: result : false
lola: markings : 3
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 35 (type EXCL) for 30 PGCD-PT-D02N100-CTLFireability-10
lola: time limit : 296 sec
lola: memory limit: 32 pages
lola: FINISHED task # 35 (type EXCL) for PGCD-PT-D02N100-CTLFireability-10
lola: result : true
lola: markings : 101
lola: fired transitions : 100
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 PGCD-PT-D02N100-CTLFireability-09
lola: time limit : 355 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for PGCD-PT-D02N100-CTLFireability-09
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 PGCD-PT-D02N100-CTLFireability-07
lola: time limit : 395 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D02N100-CTLFireability-09: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-10: DISJ true state space /EXEF
PGCD-PT-D02N100-CTLFireability-11: CTL false CTL model checker
PGCD-PT-D02N100-CTLFireability-14: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D02N100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-12: SP ACTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 5/395 7/32 PGCD-PT-D02N100-CTLFireability-07 1520584 m, 304116 m/sec, 6175829 t fired, .

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D02N100-CTLFireability-09: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-10: DISJ true state space /EXEF
PGCD-PT-D02N100-CTLFireability-11: CTL false CTL model checker
PGCD-PT-D02N100-CTLFireability-14: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D02N100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-12: SP ACTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 10/395 13/32 PGCD-PT-D02N100-CTLFireability-07 2911995 m, 278282 m/sec, 11858373 t fired, .

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D02N100-CTLFireability-09: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-10: DISJ true state space /EXEF
PGCD-PT-D02N100-CTLFireability-11: CTL false CTL model checker
PGCD-PT-D02N100-CTLFireability-14: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D02N100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-12: SP ACTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 15/395 18/32 PGCD-PT-D02N100-CTLFireability-07 4271348 m, 271870 m/sec, 17478968 t fired, .

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D02N100-CTLFireability-09: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-10: DISJ true state space /EXEF
PGCD-PT-D02N100-CTLFireability-11: CTL false CTL model checker
PGCD-PT-D02N100-CTLFireability-14: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D02N100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-12: SP ACTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 20/395 24/32 PGCD-PT-D02N100-CTLFireability-07 5639249 m, 273580 m/sec, 23097601 t fired, .

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D02N100-CTLFireability-09: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-10: DISJ true state space /EXEF
PGCD-PT-D02N100-CTLFireability-11: CTL false CTL model checker
PGCD-PT-D02N100-CTLFireability-14: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D02N100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-12: SP ACTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 25/395 30/32 PGCD-PT-D02N100-CTLFireability-07 6981626 m, 268475 m/sec, 28578867 t fired, .

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 22 (type EXCL) for PGCD-PT-D02N100-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D02N100-CTLFireability-09: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-10: DISJ true state space /EXEF
PGCD-PT-D02N100-CTLFireability-11: CTL false CTL model checker
PGCD-PT-D02N100-CTLFireability-14: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D02N100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-12: SP ACTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 19 (type EXCL) for 18 PGCD-PT-D02N100-CTLFireability-06
lola: time limit : 440 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D02N100-CTLFireability-09: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-10: DISJ true state space /EXEF
PGCD-PT-D02N100-CTLFireability-11: CTL false CTL model checker
PGCD-PT-D02N100-CTLFireability-14: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D02N100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-12: SP ACTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 5/440 10/32 PGCD-PT-D02N100-CTLFireability-06 2167362 m, 433472 m/sec, 7350330 t fired, .

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D02N100-CTLFireability-09: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-10: DISJ true state space /EXEF
PGCD-PT-D02N100-CTLFireability-11: CTL false CTL model checker
PGCD-PT-D02N100-CTLFireability-14: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D02N100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-12: SP ACTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 10/440 20/32 PGCD-PT-D02N100-CTLFireability-06 4676657 m, 501859 m/sec, 14378152 t fired, .

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D02N100-CTLFireability-09: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-10: DISJ true state space /EXEF
PGCD-PT-D02N100-CTLFireability-11: CTL false CTL model checker
PGCD-PT-D02N100-CTLFireability-14: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D02N100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-12: SP ACTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 15/440 31/32 PGCD-PT-D02N100-CTLFireability-06 7196718 m, 504012 m/sec, 21105555 t fired, .

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 19 (type EXCL) for PGCD-PT-D02N100-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D02N100-CTLFireability-09: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-10: DISJ true state space /EXEF
PGCD-PT-D02N100-CTLFireability-11: CTL false CTL model checker
PGCD-PT-D02N100-CTLFireability-14: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D02N100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-12: SP ACTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 16 (type EXCL) for 15 PGCD-PT-D02N100-CTLFireability-05
lola: time limit : 500 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D02N100-CTLFireability-09: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-10: DISJ true state space /EXEF
PGCD-PT-D02N100-CTLFireability-11: CTL false CTL model checker
PGCD-PT-D02N100-CTLFireability-14: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D02N100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-12: SP ACTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 5/500 8/32 PGCD-PT-D02N100-CTLFireability-05 1883430 m, 376686 m/sec, 9167811 t fired, .

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D02N100-CTLFireability-09: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-10: DISJ true state space /EXEF
PGCD-PT-D02N100-CTLFireability-11: CTL false CTL model checker
PGCD-PT-D02N100-CTLFireability-14: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D02N100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-12: SP ACTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 10/500 16/32 PGCD-PT-D02N100-CTLFireability-05 3597855 m, 342885 m/sec, 17697910 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D02N100-CTLFireability-09: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-10: DISJ true state space /EXEF
PGCD-PT-D02N100-CTLFireability-11: CTL false CTL model checker
PGCD-PT-D02N100-CTLFireability-14: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D02N100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-12: SP ACTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 15/500 23/32 PGCD-PT-D02N100-CTLFireability-05 5283264 m, 337081 m/sec, 26068123 t fired, .

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D02N100-CTLFireability-09: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-10: DISJ true state space /EXEF
PGCD-PT-D02N100-CTLFireability-11: CTL false CTL model checker
PGCD-PT-D02N100-CTLFireability-14: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D02N100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-12: SP ACTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 20/500 30/32 PGCD-PT-D02N100-CTLFireability-05 6918171 m, 326981 m/sec, 34276323 t fired, .

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 16 (type EXCL) for PGCD-PT-D02N100-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D02N100-CTLFireability-09: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-10: DISJ true state space /EXEF
PGCD-PT-D02N100-CTLFireability-11: CTL false CTL model checker
PGCD-PT-D02N100-CTLFireability-14: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D02N100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-12: SP ACTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 13 (type EXCL) for 12 PGCD-PT-D02N100-CTLFireability-04
lola: time limit : 580 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D02N100-CTLFireability-09: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-10: DISJ true state space /EXEF
PGCD-PT-D02N100-CTLFireability-11: CTL false CTL model checker
PGCD-PT-D02N100-CTLFireability-14: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D02N100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-12: SP ACTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/580 7/32 PGCD-PT-D02N100-CTLFireability-04 1563506 m, 312701 m/sec, 8940666 t fired, .

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D02N100-CTLFireability-09: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-10: DISJ true state space /EXEF
PGCD-PT-D02N100-CTLFireability-11: CTL false CTL model checker
PGCD-PT-D02N100-CTLFireability-14: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D02N100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-12: SP ACTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/580 13/32 PGCD-PT-D02N100-CTLFireability-04 2925111 m, 272321 m/sec, 17108740 t fired, .

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D02N100-CTLFireability-09: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-10: DISJ true state space /EXEF
PGCD-PT-D02N100-CTLFireability-11: CTL false CTL model checker
PGCD-PT-D02N100-CTLFireability-14: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D02N100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-12: SP ACTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 15/580 19/32 PGCD-PT-D02N100-CTLFireability-04 4290354 m, 273048 m/sec, 25078210 t fired, .

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D02N100-CTLFireability-09: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-10: DISJ true state space /EXEF
PGCD-PT-D02N100-CTLFireability-11: CTL false CTL model checker
PGCD-PT-D02N100-CTLFireability-14: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D02N100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-12: SP ACTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 20/580 24/32 PGCD-PT-D02N100-CTLFireability-04 5598601 m, 261649 m/sec, 32963292 t fired, .

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D02N100-CTLFireability-09: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-10: DISJ true state space /EXEF
PGCD-PT-D02N100-CTLFireability-11: CTL false CTL model checker
PGCD-PT-D02N100-CTLFireability-14: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D02N100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-12: SP ACTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 25/580 29/32 PGCD-PT-D02N100-CTLFireability-04 6891618 m, 258603 m/sec, 40780282 t fired, .

Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 13 (type EXCL) for PGCD-PT-D02N100-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D02N100-CTLFireability-09: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-10: DISJ true state space /EXEF
PGCD-PT-D02N100-CTLFireability-11: CTL false CTL model checker
PGCD-PT-D02N100-CTLFireability-14: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D02N100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-12: SP ACTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 10 (type EXCL) for 9 PGCD-PT-D02N100-CTLFireability-03
lola: time limit : 690 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D02N100-CTLFireability-09: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-10: DISJ true state space /EXEF
PGCD-PT-D02N100-CTLFireability-11: CTL false CTL model checker
PGCD-PT-D02N100-CTLFireability-14: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D02N100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-12: SP ACTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/690 8/32 PGCD-PT-D02N100-CTLFireability-03 1798275 m, 359655 m/sec, 4551756 t fired, .

Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D02N100-CTLFireability-09: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-10: DISJ true state space /EXEF
PGCD-PT-D02N100-CTLFireability-11: CTL false CTL model checker
PGCD-PT-D02N100-CTLFireability-14: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D02N100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-12: SP ACTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/690 15/32 PGCD-PT-D02N100-CTLFireability-03 3475624 m, 335469 m/sec, 8624769 t fired, .

Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D02N100-CTLFireability-09: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-10: DISJ true state space /EXEF
PGCD-PT-D02N100-CTLFireability-11: CTL false CTL model checker
PGCD-PT-D02N100-CTLFireability-14: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D02N100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-12: SP ACTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/690 22/32 PGCD-PT-D02N100-CTLFireability-03 5117898 m, 328454 m/sec, 12618117 t fired, .

Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D02N100-CTLFireability-09: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-10: DISJ true state space /EXEF
PGCD-PT-D02N100-CTLFireability-11: CTL false CTL model checker
PGCD-PT-D02N100-CTLFireability-14: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D02N100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-12: SP ACTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/690 29/32 PGCD-PT-D02N100-CTLFireability-03 6744228 m, 325266 m/sec, 16507596 t fired, .

Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 10 (type EXCL) for PGCD-PT-D02N100-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D02N100-CTLFireability-09: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-10: DISJ true state space /EXEF
PGCD-PT-D02N100-CTLFireability-11: CTL false CTL model checker
PGCD-PT-D02N100-CTLFireability-14: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D02N100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-12: SP ACTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 7 (type EXCL) for 6 PGCD-PT-D02N100-CTLFireability-02
lola: time limit : 856 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for PGCD-PT-D02N100-CTLFireability-02
lola: result : true
lola: markings : 18
lola: fired transitions : 35
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 52 (type EXCL) for 40 PGCD-PT-D02N100-CTLFireability-12
lola: time limit : 1141 sec
lola: memory limit: 32 pages
lola: FINISHED task # 52 (type EXCL) for PGCD-PT-D02N100-CTLFireability-12
lola: result : false
lola: markings : 8
lola: fired transitions : 8
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 PGCD-PT-D02N100-CTLFireability-08
lola: time limit : 1712 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D02N100-CTLFireability-02: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-09: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-10: DISJ true state space /EXEF
PGCD-PT-D02N100-CTLFireability-11: CTL false CTL model checker
PGCD-PT-D02N100-CTLFireability-12: SP ACTL false LTL model checker
PGCD-PT-D02N100-CTLFireability-14: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D02N100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 5/1712 9/32 PGCD-PT-D02N100-CTLFireability-08 1917364 m, 383472 m/sec, 9408079 t fired, .

Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D02N100-CTLFireability-02: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-09: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-10: DISJ true state space /EXEF
PGCD-PT-D02N100-CTLFireability-11: CTL false CTL model checker
PGCD-PT-D02N100-CTLFireability-12: SP ACTL false LTL model checker
PGCD-PT-D02N100-CTLFireability-14: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D02N100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 10/1712 16/32 PGCD-PT-D02N100-CTLFireability-08 3645467 m, 345620 m/sec, 18071037 t fired, .

Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D02N100-CTLFireability-02: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-09: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-10: DISJ true state space /EXEF
PGCD-PT-D02N100-CTLFireability-11: CTL false CTL model checker
PGCD-PT-D02N100-CTLFireability-12: SP ACTL false LTL model checker
PGCD-PT-D02N100-CTLFireability-14: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D02N100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 15/1712 23/32 PGCD-PT-D02N100-CTLFireability-08 5331358 m, 337178 m/sec, 26506684 t fired, .

Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D02N100-CTLFireability-02: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-09: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-10: DISJ true state space /EXEF
PGCD-PT-D02N100-CTLFireability-11: CTL false CTL model checker
PGCD-PT-D02N100-CTLFireability-12: SP ACTL false LTL model checker
PGCD-PT-D02N100-CTLFireability-14: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D02N100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 20/1712 30/32 PGCD-PT-D02N100-CTLFireability-08 6972716 m, 328271 m/sec, 34814368 t fired, .

Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 25 (type EXCL) for PGCD-PT-D02N100-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D02N100-CTLFireability-02: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-09: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-10: DISJ true state space /EXEF
PGCD-PT-D02N100-CTLFireability-11: CTL false CTL model checker
PGCD-PT-D02N100-CTLFireability-12: SP ACTL false LTL model checker
PGCD-PT-D02N100-CTLFireability-14: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D02N100-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 PGCD-PT-D02N100-CTLFireability-00
lola: time limit : 3400 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D02N100-CTLFireability-02: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-09: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-10: DISJ true state space /EXEF
PGCD-PT-D02N100-CTLFireability-11: CTL false CTL model checker
PGCD-PT-D02N100-CTLFireability-12: SP ACTL false LTL model checker
PGCD-PT-D02N100-CTLFireability-14: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D02N100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/3400 10/32 PGCD-PT-D02N100-CTLFireability-00 2349822 m, 469964 m/sec, 8316295 t fired, .

Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D02N100-CTLFireability-02: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-09: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-10: DISJ true state space /EXEF
PGCD-PT-D02N100-CTLFireability-11: CTL false CTL model checker
PGCD-PT-D02N100-CTLFireability-12: SP ACTL false LTL model checker
PGCD-PT-D02N100-CTLFireability-14: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D02N100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/3400 19/32 PGCD-PT-D02N100-CTLFireability-00 4471493 m, 424334 m/sec, 15721230 t fired, .

Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D02N100-CTLFireability-02: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-09: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-10: DISJ true state space /EXEF
PGCD-PT-D02N100-CTLFireability-11: CTL false CTL model checker
PGCD-PT-D02N100-CTLFireability-12: SP ACTL false LTL model checker
PGCD-PT-D02N100-CTLFireability-14: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D02N100-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
PGCD-PT-D02N100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/3400 28/32 PGCD-PT-D02N100-CTLFireability-00 6584763 m, 422654 m/sec, 23001120 t fired, .

Time elapsed: 215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for PGCD-PT-D02N100-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D02N100-CTLFireability-02: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-09: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-10: DISJ true state space /EXEF
PGCD-PT-D02N100-CTLFireability-11: CTL false CTL model checker
PGCD-PT-D02N100-CTLFireability-12: SP ACTL false LTL model checker
PGCD-PT-D02N100-CTLFireability-14: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
PGCD-PT-D02N100-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
PGCD-PT-D02N100-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PGCD-PT-D02N100-CTLFireability-00: CTL unknown AGGR
PGCD-PT-D02N100-CTLFireability-01: CTL unknown AGGR
PGCD-PT-D02N100-CTLFireability-02: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-03: CTL unknown AGGR
PGCD-PT-D02N100-CTLFireability-04: CTL unknown AGGR
PGCD-PT-D02N100-CTLFireability-05: CTL unknown AGGR
PGCD-PT-D02N100-CTLFireability-06: CTL unknown AGGR
PGCD-PT-D02N100-CTLFireability-07: CTL unknown AGGR
PGCD-PT-D02N100-CTLFireability-08: CTL unknown AGGR
PGCD-PT-D02N100-CTLFireability-09: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-10: DISJ true state space /EXEF
PGCD-PT-D02N100-CTLFireability-11: CTL false CTL model checker
PGCD-PT-D02N100-CTLFireability-12: SP ACTL false LTL model checker
PGCD-PT-D02N100-CTLFireability-13: CTL unknown AGGR
PGCD-PT-D02N100-CTLFireability-14: CTL true CTL model checker
PGCD-PT-D02N100-CTLFireability-15: CTL true CTL model checker


Time elapsed: 220 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="PGCD-PT-D02N100"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is PGCD-PT-D02N100, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r518-tall-167987244600450"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/PGCD-PT-D02N100.tgz
mv PGCD-PT-D02N100 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;