About the Execution of LoLA for Murphy-PT-D4N025
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 8059.071 | 3600000.00 | 3799674.00 | 8257.90 | ????F???T?TFFTT? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r518-tall-167987244500362.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is Murphy-PT-D4N025, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r518-tall-167987244500362
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 496K
-rw-r--r-- 1 mcc users 8.3K Mar 23 15:22 CTLCardinality.txt
-rw-r--r-- 1 mcc users 96K Mar 23 15:22 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.2K Mar 23 15:21 CTLFireability.txt
-rw-r--r-- 1 mcc users 48K Mar 23 15:21 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.5K Mar 23 07:07 LTLCardinality.txt
-rw-r--r-- 1 mcc users 29K Mar 23 07:07 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Mar 23 07:07 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Mar 23 07:07 LTLFireability.xml
-rw-r--r-- 1 mcc users 1 Mar 26 22:42 NewModel
-rw-r--r-- 1 mcc users 9.7K Mar 23 15:22 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 101K Mar 23 15:22 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.3K Mar 23 15:22 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 86K Mar 23 15:22 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Mar 23 07:07 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.7K Mar 23 07:07 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 26 22:42 equiv_col
-rw-r--r-- 1 mcc users 7 Mar 26 22:42 instance
-rw-r--r-- 1 mcc users 6 Mar 26 22:42 iscolored
-rw-r--r-- 1 mcc users 22K Mar 26 22:42 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME Murphy-PT-D4N025-CTLFireability-00
FORMULA_NAME Murphy-PT-D4N025-CTLFireability-01
FORMULA_NAME Murphy-PT-D4N025-CTLFireability-02
FORMULA_NAME Murphy-PT-D4N025-CTLFireability-03
FORMULA_NAME Murphy-PT-D4N025-CTLFireability-04
FORMULA_NAME Murphy-PT-D4N025-CTLFireability-05
FORMULA_NAME Murphy-PT-D4N025-CTLFireability-06
FORMULA_NAME Murphy-PT-D4N025-CTLFireability-07
FORMULA_NAME Murphy-PT-D4N025-CTLFireability-08
FORMULA_NAME Murphy-PT-D4N025-CTLFireability-09
FORMULA_NAME Murphy-PT-D4N025-CTLFireability-10
FORMULA_NAME Murphy-PT-D4N025-CTLFireability-11
FORMULA_NAME Murphy-PT-D4N025-CTLFireability-12
FORMULA_NAME Murphy-PT-D4N025-CTLFireability-13
FORMULA_NAME Murphy-PT-D4N025-CTLFireability-14
FORMULA_NAME Murphy-PT-D4N025-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1679956891763
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=Murphy-PT-D4N025
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT Murphy-PT-D4N025
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
FORMULA Murphy-PT-D4N025-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Murphy-PT-D4N025-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Murphy-PT-D4N025-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Murphy-PT-D4N025-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Murphy-PT-D4N025-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Murphy-PT-D4N025-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA Murphy-PT-D4N025-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393216 kB
MemFree: 8152472 kB
After kill :
MemTotal: 16393216 kB
MemFree: 16160244 kB
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:439
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 10 (type EXCL) for 9 Murphy-PT-D4N025-CTLFireability-03
lola: time limit : 180 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 48 (type FNDP) for 21 Murphy-PT-D4N025-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 49 (type EQUN) for 21 Murphy-PT-D4N025-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 51 (type SRCH) for 21 Murphy-PT-D4N025-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 51 (type SRCH) for Murphy-PT-D4N025-CTLFireability-07
lola: result : unknown
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
sara: try reading problem file /home/mcc/execution/CTLFireability-49.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 49 (type EQUN) for Murphy-PT-D4N025-CTLFireability-07
lola: result : unknown
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 1 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 1 1 0 3 0 0 0
Murphy-PT-D4N025-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-10: EG 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/225 13/32 Murphy-PT-D4N025-CTLFireability-03 2967708 m, 593541 m/sec, 7381692 t fired, .
48 EF FNDP 5/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 12586194 t fired, 13 attempts, .
Time elapsed: 5 secs. Pages in use: 13
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 1 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 1 1 0 3 0 0 0
Murphy-PT-D4N025-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-10: EG 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/225 26/32 Murphy-PT-D4N025-CTLFireability-03 5832514 m, 572961 m/sec, 14579396 t fired, .
48 EF FNDP 10/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 24914302 t fired, 25 attempts, .
Time elapsed: 10 secs. Pages in use: 26
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 10 (type EXCL) for Murphy-PT-D4N025-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 1 1 0 3 0 0 0
Murphy-PT-D4N025-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-10: EG 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 15/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 37344027 t fired, 38 attempts, .
Time elapsed: 15 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: LAUNCH task # 46 (type EXCL) for 45 Murphy-PT-D4N025-CTLFireability-15
lola: time limit : 239 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 1 1 0 3 0 0 0
Murphy-PT-D4N025-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-10: EG 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 5/239 9/32 Murphy-PT-D4N025-CTLFireability-15 1876052 m, 375210 m/sec, 8575639 t fired, .
48 EF FNDP 20/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 49557182 t fired, 50 attempts, .
Time elapsed: 20 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 1 1 0 3 0 0 0
Murphy-PT-D4N025-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-10: EG 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 10/239 16/32 Murphy-PT-D4N025-CTLFireability-15 3560838 m, 336957 m/sec, 15937667 t fired, .
48 EF FNDP 25/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 61915266 t fired, 62 attempts, .
Time elapsed: 25 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 1 1 0 3 0 0 0
Murphy-PT-D4N025-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-10: EG 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 15/239 23/32 Murphy-PT-D4N025-CTLFireability-15 5195175 m, 326867 m/sec, 23652029 t fired, .
48 EF FNDP 30/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 74531511 t fired, 75 attempts, .
Time elapsed: 30 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 1 1 0 3 0 0 0
Murphy-PT-D4N025-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-10: EG 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 20/239 30/32 Murphy-PT-D4N025-CTLFireability-15 6782165 m, 317398 m/sec, 31051275 t fired, .
48 EF FNDP 35/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 86718348 t fired, 87 attempts, .
Time elapsed: 35 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 46 (type EXCL) for Murphy-PT-D4N025-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 1 1 0 3 0 0 0
Murphy-PT-D4N025-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-10: EG 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 40/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 98803286 t fired, 99 attempts, .
Time elapsed: 40 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: LAUNCH task # 43 (type EXCL) for 42 Murphy-PT-D4N025-CTLFireability-14
lola: time limit : 254 sec
lola: memory limit: 32 pages
lola: FINISHED task # 43 (type EXCL) for Murphy-PT-D4N025-CTLFireability-14
lola: result : true
lola: markings : 8
lola: fired transitions : 9
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 40 (type EXCL) for 39 Murphy-PT-D4N025-CTLFireability-13
lola: time limit : 273 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for Murphy-PT-D4N025-CTLFireability-13
lola: result : true
lola: markings : 7614
lola: fired transitions : 8647
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 36 Murphy-PT-D4N025-CTLFireability-12
lola: time limit : 296 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL) for Murphy-PT-D4N025-CTLFireability-12
lola: result : false
lola: markings : 4815
lola: fired transitions : 5349
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 34 (type EXCL) for 33 Murphy-PT-D4N025-CTLFireability-11
lola: time limit : 323 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for Murphy-PT-D4N025-CTLFireability-11
lola: result : false
lola: markings : 2230
lola: fired transitions : 4409
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 Murphy-PT-D4N025-CTLFireability-09
lola: time limit : 356 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 1 1 0 3 0 0 0
Murphy-PT-D4N025-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-10: EG 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 5/356 8/32 Murphy-PT-D4N025-CTLFireability-09 1718007 m, 343601 m/sec, 7226107 t fired, .
48 EF FNDP 45/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 110946420 t fired, 111 attempts, .
Time elapsed: 45 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 1 1 0 3 0 0 0
Murphy-PT-D4N025-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-10: EG 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 10/356 13/32 Murphy-PT-D4N025-CTLFireability-09 2812324 m, 218863 m/sec, 13283956 t fired, .
48 EF FNDP 50/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 123413797 t fired, 124 attempts, .
Time elapsed: 50 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 1 1 0 3 0 0 0
Murphy-PT-D4N025-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-10: EG 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 15/356 18/32 Murphy-PT-D4N025-CTLFireability-09 4112350 m, 260005 m/sec, 19515630 t fired, .
48 EF FNDP 55/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 135770760 t fired, 136 attempts, .
Time elapsed: 55 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 1 1 0 3 0 0 0
Murphy-PT-D4N025-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-10: EG 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 20/356 25/32 Murphy-PT-D4N025-CTLFireability-09 5707031 m, 318936 m/sec, 25934977 t fired, .
48 EF FNDP 60/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 147864503 t fired, 148 attempts, .
Time elapsed: 60 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 1 1 0 3 0 0 0
Murphy-PT-D4N025-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-10: EG 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 25/356 31/32 Murphy-PT-D4N025-CTLFireability-09 7087901 m, 276174 m/sec, 32297303 t fired, .
48 EF FNDP 65/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 160086018 t fired, 161 attempts, .
Time elapsed: 65 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 28 (type EXCL) for Murphy-PT-D4N025-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 1 1 0 3 0 0 0
Murphy-PT-D4N025-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-10: EG 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 70/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 172069511 t fired, 173 attempts, .
Time elapsed: 70 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: LAUNCH task # 25 (type EXCL) for 24 Murphy-PT-D4N025-CTLFireability-08
lola: time limit : 392 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for Murphy-PT-D4N025-CTLFireability-08
lola: result : true
lola: markings : 85
lola: fired transitions : 129
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 Murphy-PT-D4N025-CTLFireability-05
lola: time limit : 441 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 1 1 0 3 0 0 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-10: EG 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 5/441 9/32 Murphy-PT-D4N025-CTLFireability-05 2040696 m, 408139 m/sec, 7432341 t fired, .
48 EF FNDP 75/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 183497670 t fired, 184 attempts, .
Time elapsed: 75 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 1 1 0 3 0 0 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-10: EG 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 10/441 18/32 Murphy-PT-D4N025-CTLFireability-05 4134444 m, 418749 m/sec, 14436920 t fired, .
48 EF FNDP 80/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 195379626 t fired, 196 attempts, .
Time elapsed: 80 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 1 1 0 3 0 0 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-10: EG 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 15/441 29/32 Murphy-PT-D4N025-CTLFireability-05 6500794 m, 473270 m/sec, 20902195 t fired, .
48 EF FNDP 85/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 207746875 t fired, 208 attempts, .
Time elapsed: 85 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 16 (type EXCL) for Murphy-PT-D4N025-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 1 1 0 3 0 0 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-10: EG 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 90/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 219836380 t fired, 220 attempts, .
Time elapsed: 90 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: LAUNCH task # 7 (type EXCL) for 6 Murphy-PT-D4N025-CTLFireability-02
lola: time limit : 501 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 1 1 0 3 0 0 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-10: EG 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/501 9/32 Murphy-PT-D4N025-CTLFireability-02 1898882 m, 379776 m/sec, 8983889 t fired, .
48 EF FNDP 95/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 232040987 t fired, 233 attempts, .
Time elapsed: 95 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 1 1 0 3 0 0 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-10: EG 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/501 17/32 Murphy-PT-D4N025-CTLFireability-02 3695913 m, 359406 m/sec, 17206226 t fired, .
48 EF FNDP 100/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 243990340 t fired, 244 attempts, .
Time elapsed: 100 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 1 1 0 3 0 0 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-10: EG 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/501 24/32 Murphy-PT-D4N025-CTLFireability-02 5370931 m, 335003 m/sec, 25496340 t fired, .
48 EF FNDP 105/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 255921519 t fired, 256 attempts, .
Time elapsed: 105 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 1 1 0 3 0 0 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-10: EG 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/501 31/32 Murphy-PT-D4N025-CTLFireability-02 7074513 m, 340716 m/sec, 33769315 t fired, .
48 EF FNDP 110/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 268060439 t fired, 269 attempts, .
Time elapsed: 110 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for Murphy-PT-D4N025-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 1 1 0 3 0 0 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-10: EG 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 115/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 280445247 t fired, 281 attempts, .
Time elapsed: 115 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 Murphy-PT-D4N025-CTLFireability-01
lola: time limit : 580 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 1 1 0 3 0 0 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-10: EG 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/580 15/32 Murphy-PT-D4N025-CTLFireability-01 3171299 m, 634259 m/sec, 7756912 t fired, .
48 EF FNDP 120/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 292618719 t fired, 293 attempts, .
Time elapsed: 120 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 1 1 0 3 0 0 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-10: EG 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/580 27/32 Murphy-PT-D4N025-CTLFireability-01 5963499 m, 558440 m/sec, 14669336 t fired, .
48 EF FNDP 125/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 304779640 t fired, 305 attempts, .
Time elapsed: 125 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for Murphy-PT-D4N025-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 1 1 0 3 0 0 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-10: EG 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 130/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 316518780 t fired, 317 attempts, .
Time elapsed: 130 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: LAUNCH task # 50 (type EXCL) for 21 Murphy-PT-D4N025-CTLFireability-07
lola: time limit : 694 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 2 0 3 0 0 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-10: EG 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 135/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 328217670 t fired, 329 attempts, .
50 EF EXCL 5/694 19/32 Murphy-PT-D4N025-CTLFireability-07 5275890 m, 1055178 m/sec, 7695228 t fired, .
Time elapsed: 135 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 50 (type EXCL) for Murphy-PT-D4N025-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-10: EG 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 140/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 340285486 t fired, 341 attempts, .
Time elapsed: 140 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: LAUNCH task # 31 (type EXCL) for 30 Murphy-PT-D4N025-CTLFireability-10
lola: time limit : 865 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for Murphy-PT-D4N025-CTLFireability-10
lola: result : true
lola: markings : 31
lola: fired transitions : 31
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 Murphy-PT-D4N025-CTLFireability-00
lola: time limit : 1153 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/1153 7/32 Murphy-PT-D4N025-CTLFireability-00 1446304 m, 289260 m/sec, 7989583 t fired, .
48 EF FNDP 145/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 351974224 t fired, 352 attempts, .
Time elapsed: 145 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/1153 14/32 Murphy-PT-D4N025-CTLFireability-00 3089773 m, 328693 m/sec, 14754458 t fired, .
48 EF FNDP 150/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 364435988 t fired, 365 attempts, .
Time elapsed: 150 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/1153 20/32 Murphy-PT-D4N025-CTLFireability-00 4593560 m, 300757 m/sec, 21536796 t fired, .
48 EF FNDP 155/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 376187684 t fired, 377 attempts, .
Time elapsed: 155 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/1153 25/32 Murphy-PT-D4N025-CTLFireability-00 5792664 m, 239820 m/sec, 28661824 t fired, .
48 EF FNDP 160/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 387753317 t fired, 388 attempts, .
Time elapsed: 160 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/1153 31/32 Murphy-PT-D4N025-CTLFireability-00 7220310 m, 285529 m/sec, 35833747 t fired, .
48 EF FNDP 165/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 399683515 t fired, 400 attempts, .
Time elapsed: 165 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for Murphy-PT-D4N025-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 170/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 411623849 t fired, 412 attempts, .
Time elapsed: 170 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: LAUNCH task # 13 (type EXCL) for 12 Murphy-PT-D4N025-CTLFireability-04
lola: time limit : 1715 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/1715 12/32 Murphy-PT-D4N025-CTLFireability-04 2517373 m, 503474 m/sec, 5946647 t fired, .
48 EF FNDP 175/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 423779888 t fired, 424 attempts, .
Time elapsed: 175 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: FINISHED task # 13 (type EXCL) for Murphy-PT-D4N025-CTLFireability-04
lola: result : false
lola: markings : 2621423
lola: fired transitions : 6122967
lola: time used : 6.000000
lola: memory pages used : 13
lola: LAUNCH task # 19 (type EXCL) for 18 Murphy-PT-D4N025-CTLFireability-06
lola: time limit : 3424 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 4/3424 14/32 Murphy-PT-D4N025-CTLFireability-06 2954408 m, 590881 m/sec, 7409275 t fired, .
48 EF FNDP 180/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 435533733 t fired, 436 attempts, .
Time elapsed: 180 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 9/3424 26/32 Murphy-PT-D4N025-CTLFireability-06 5857981 m, 580714 m/sec, 14743354 t fired, .
48 EF FNDP 185/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 447452484 t fired, 448 attempts, .
Time elapsed: 185 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
lola: CANCELED task # 19 (type EXCL) for Murphy-PT-D4N025-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 190/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 459192230 t fired, 460 attempts, .
Time elapsed: 190 secs. Pages in use: 32
# running tasks: 2 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 195/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 471551167 t fired, 472 attempts, .
Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 200/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 484168684 t fired, 485 attempts, .
Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 205/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 496107425 t fired, 497 attempts, .
Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 210/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 508024464 t fired, 509 attempts, .
Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 215/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 520134033 t fired, 521 attempts, .
Time elapsed: 215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 220/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 532128050 t fired, 533 attempts, .
Time elapsed: 220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 225/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 543984633 t fired, 544 attempts, .
Time elapsed: 225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 230/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 555830550 t fired, 556 attempts, .
Time elapsed: 230 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 235/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 568205497 t fired, 569 attempts, .
Time elapsed: 236 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 241/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 579836530 t fired, 580 attempts, .
Time elapsed: 241 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 246/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 592258399 t fired, 593 attempts, .
Time elapsed: 246 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 251/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 604664022 t fired, 605 attempts, .
Time elapsed: 251 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 256/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 616777493 t fired, 617 attempts, .
Time elapsed: 256 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 261/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 628730133 t fired, 629 attempts, .
Time elapsed: 261 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 266/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 640773020 t fired, 641 attempts, .
Time elapsed: 266 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 271/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 652718714 t fired, 653 attempts, .
Time elapsed: 271 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 276/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 664953607 t fired, 665 attempts, .
Time elapsed: 276 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 281/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 677013960 t fired, 678 attempts, .
Time elapsed: 281 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 286/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 688999193 t fired, 689 attempts, .
Time elapsed: 286 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 291/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 701472736 t fired, 702 attempts, .
Time elapsed: 291 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 296/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 713716008 t fired, 714 attempts, .
Time elapsed: 296 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 301/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 725561949 t fired, 726 attempts, .
Time elapsed: 301 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 306/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 737501960 t fired, 738 attempts, .
Time elapsed: 306 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 311/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 749762720 t fired, 750 attempts, .
Time elapsed: 311 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 316/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 761095606 t fired, 762 attempts, .
Time elapsed: 316 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 321/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 772021683 t fired, 773 attempts, .
Time elapsed: 321 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 326/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 783063781 t fired, 784 attempts, .
Time elapsed: 326 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 331/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 794607320 t fired, 795 attempts, .
Time elapsed: 331 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 336/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 806147513 t fired, 807 attempts, .
Time elapsed: 336 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 341/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 818329171 t fired, 819 attempts, .
Time elapsed: 341 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 346/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 830748159 t fired, 831 attempts, .
Time elapsed: 346 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 351/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 842673898 t fired, 843 attempts, .
Time elapsed: 351 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 356/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 854638255 t fired, 855 attempts, .
Time elapsed: 356 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 361/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 866221592 t fired, 867 attempts, .
Time elapsed: 361 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 366/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 877498806 t fired, 878 attempts, .
Time elapsed: 366 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 371/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 888866127 t fired, 889 attempts, .
Time elapsed: 371 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 376/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 900187640 t fired, 901 attempts, .
Time elapsed: 376 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 381/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 911527135 t fired, 912 attempts, .
Time elapsed: 381 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 386/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 922906381 t fired, 923 attempts, .
Time elapsed: 386 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 391/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 933984745 t fired, 934 attempts, .
Time elapsed: 391 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 396/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 945076542 t fired, 946 attempts, .
Time elapsed: 396 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 401/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 956455789 t fired, 957 attempts, .
Time elapsed: 401 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 406/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 967784242 t fired, 968 attempts, .
Time elapsed: 406 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 411/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 979078774 t fired, 980 attempts, .
Time elapsed: 411 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 416/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 990529932 t fired, 991 attempts, .
Time elapsed: 416 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 421/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1001852098 t fired, 1002 attempts, .
Time elapsed: 421 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 426/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1013014134 t fired, 1014 attempts, .
Time elapsed: 426 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 431/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1024543237 t fired, 1025 attempts, .
Time elapsed: 431 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 436/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1036022730 t fired, 1037 attempts, .
Time elapsed: 436 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 441/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1047604483 t fired, 1048 attempts, .
Time elapsed: 441 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 446/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1059045548 t fired, 1060 attempts, .
Time elapsed: 446 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 451/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1070565701 t fired, 1071 attempts, .
Time elapsed: 451 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 456/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1082134501 t fired, 1083 attempts, .
Time elapsed: 456 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 461/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1093823946 t fired, 1094 attempts, .
Time elapsed: 461 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 466/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1105210601 t fired, 1106 attempts, .
Time elapsed: 466 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 471/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1116651278 t fired, 1117 attempts, .
Time elapsed: 471 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 476/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1128602850 t fired, 1129 attempts, .
Time elapsed: 476 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 481/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1140264157 t fired, 1141 attempts, .
Time elapsed: 481 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 486/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1151675792 t fired, 1152 attempts, .
Time elapsed: 486 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 491/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1163247994 t fired, 1164 attempts, .
Time elapsed: 491 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 496/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1175002552 t fired, 1176 attempts, .
Time elapsed: 496 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 501/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1187107658 t fired, 1188 attempts, .
Time elapsed: 501 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 506/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1198805499 t fired, 1199 attempts, .
Time elapsed: 506 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 511/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1210769518 t fired, 1211 attempts, .
Time elapsed: 511 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 516/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1222738792 t fired, 1223 attempts, .
Time elapsed: 516 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 521/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1235058396 t fired, 1236 attempts, .
Time elapsed: 521 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 526/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1247293656 t fired, 1248 attempts, .
Time elapsed: 526 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 531/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1259610733 t fired, 1260 attempts, .
Time elapsed: 531 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 536/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1271561082 t fired, 1272 attempts, .
Time elapsed: 536 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 541/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1283131270 t fired, 1284 attempts, .
Time elapsed: 541 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 546/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1295017643 t fired, 1296 attempts, .
Time elapsed: 546 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 551/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1306526741 t fired, 1307 attempts, .
Time elapsed: 551 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 556/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1317760102 t fired, 1318 attempts, .
Time elapsed: 556 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 561/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1329148483 t fired, 1330 attempts, .
Time elapsed: 561 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 566/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1340880145 t fired, 1341 attempts, .
Time elapsed: 566 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 571/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1352317013 t fired, 1353 attempts, .
Time elapsed: 571 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 576/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1364176183 t fired, 1365 attempts, .
Time elapsed: 576 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 581/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1375983338 t fired, 1376 attempts, .
Time elapsed: 581 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 586/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1387709213 t fired, 1388 attempts, .
Time elapsed: 586 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 591/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1399657253 t fired, 1400 attempts, .
Time elapsed: 591 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 596/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1411102884 t fired, 1412 attempts, .
Time elapsed: 596 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 601/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1422786955 t fired, 1423 attempts, .
Time elapsed: 601 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 606/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1434585997 t fired, 1435 attempts, .
Time elapsed: 606 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 611/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1446163589 t fired, 1447 attempts, .
Time elapsed: 611 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 616/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1458184330 t fired, 1459 attempts, .
Time elapsed: 616 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 621/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1469537852 t fired, 1470 attempts, .
Time elapsed: 621 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 626/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1481182548 t fired, 1482 attempts, .
Time elapsed: 626 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 631/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1492530256 t fired, 1493 attempts, .
Time elapsed: 631 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 636/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1504121863 t fired, 1505 attempts, .
Time elapsed: 636 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 641/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1516205384 t fired, 1517 attempts, .
Time elapsed: 641 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 646/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1528595365 t fired, 1529 attempts, .
Time elapsed: 646 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 651/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1540701164 t fired, 1541 attempts, .
Time elapsed: 651 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 656/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1552084349 t fired, 1553 attempts, .
Time elapsed: 656 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 661/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1564101001 t fired, 1565 attempts, .
Time elapsed: 661 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 666/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1575818817 t fired, 1576 attempts, .
Time elapsed: 666 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 671/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1587122796 t fired, 1588 attempts, .
Time elapsed: 671 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 676/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1598729303 t fired, 1599 attempts, .
Time elapsed: 676 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 681/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1610088467 t fired, 1611 attempts, .
Time elapsed: 681 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 686/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1621370762 t fired, 1622 attempts, .
Time elapsed: 686 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 691/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1633138103 t fired, 1634 attempts, .
Time elapsed: 691 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 696/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1644665750 t fired, 1645 attempts, .
Time elapsed: 696 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 701/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1655955754 t fired, 1656 attempts, .
Time elapsed: 701 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 706/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1667732423 t fired, 1668 attempts, .
Time elapsed: 706 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 711/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1679021198 t fired, 1680 attempts, .
Time elapsed: 711 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 716/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1690746558 t fired, 1691 attempts, .
Time elapsed: 716 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 721/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1702143671 t fired, 1703 attempts, .
Time elapsed: 721 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 726/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1713483415 t fired, 1714 attempts, .
Time elapsed: 726 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 731/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1724767771 t fired, 1725 attempts, .
Time elapsed: 731 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 736/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1736252800 t fired, 1737 attempts, .
Time elapsed: 736 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 741/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1747589631 t fired, 1748 attempts, .
Time elapsed: 741 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 746/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1759230030 t fired, 1760 attempts, .
Time elapsed: 746 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 751/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1770545324 t fired, 1771 attempts, .
Time elapsed: 751 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 756/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1781809594 t fired, 1782 attempts, .
Time elapsed: 756 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 761/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1793063039 t fired, 1794 attempts, .
Time elapsed: 761 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 766/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1804233490 t fired, 1805 attempts, .
Time elapsed: 766 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 771/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1815379039 t fired, 1816 attempts, .
Time elapsed: 771 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 776/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1826707831 t fired, 1827 attempts, .
Time elapsed: 776 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 781/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1838354484 t fired, 1839 attempts, .
Time elapsed: 781 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 786/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1849652020 t fired, 1850 attempts, .
Time elapsed: 786 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 791/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1861036029 t fired, 1862 attempts, .
Time elapsed: 791 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 796/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1872287428 t fired, 1873 attempts, .
Time elapsed: 796 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 801/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1883777249 t fired, 1884 attempts, .
Time elapsed: 801 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 806/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1895583839 t fired, 1896 attempts, .
Time elapsed: 806 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 811/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1906658658 t fired, 1907 attempts, .
Time elapsed: 811 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 816/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1917858767 t fired, 1918 attempts, .
Time elapsed: 816 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 821/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1929065453 t fired, 1930 attempts, .
Time elapsed: 821 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 826/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1940127818 t fired, 1941 attempts, .
Time elapsed: 826 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 831/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1951512841 t fired, 1952 attempts, .
Time elapsed: 831 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 836/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1962794450 t fired, 1963 attempts, .
Time elapsed: 836 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 841/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1973980082 t fired, 1974 attempts, .
Time elapsed: 841 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 846/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1985260032 t fired, 1986 attempts, .
Time elapsed: 846 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 851/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1997278861 t fired, 1998 attempts, .
Time elapsed: 851 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 856/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 2008812758 t fired, 2009 attempts, .
Time elapsed: 856 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 861/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 2020299638 t fired, 2021 attempts, .
Time elapsed: 861 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 866/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 2031651026 t fired, 2032 attempts, .
Time elapsed: 866 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 871/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 2043223057 t fired, 2044 attempts, .
Time elapsed: 871 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 876/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 2054486458 t fired, 2055 attempts, .
Time elapsed: 876 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 881/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 2065737374 t fired, 2066 attempts, .
Time elapsed: 881 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 886/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 2077452766 t fired, 2078 attempts, .
Time elapsed: 886 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 891/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 2088971818 t fired, 2089 attempts, .
Time elapsed: 891 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 896/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 2100065381 t fired, 2101 attempts, .
Time elapsed: 896 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 901/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 2111494765 t fired, 2112 attempts, .
Time elapsed: 901 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 906/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 2122569304 t fired, 2123 attempts, .
Time elapsed: 906 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 911/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 2134011885 t fired, 2135 attempts, .
Time elapsed: 911 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 916/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 2144803480 t fired, 2145 attempts, .
Time elapsed: 916 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 921/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -2138678739 t fired, 2157 attempts, .
Time elapsed: 921 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 926/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -2127048937 t fired, 2168 attempts, .
Time elapsed: 926 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 931/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -2115935426 t fired, 2180 attempts, .
Time elapsed: 931 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 936/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -2104638502 t fired, 2191 attempts, .
Time elapsed: 936 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 941/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -2093709822 t fired, 2202 attempts, .
Time elapsed: 941 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 946/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -2082540709 t fired, 2213 attempts, .
Time elapsed: 946 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 951/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -2071592414 t fired, 2224 attempts, .
Time elapsed: 951 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 956/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -2060552182 t fired, 2235 attempts, .
Time elapsed: 956 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 961/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -2049556490 t fired, 2246 attempts, .
Time elapsed: 961 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 966/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -2038685310 t fired, 2257 attempts, .
Time elapsed: 966 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 971/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -2027868485 t fired, 2268 attempts, .
Time elapsed: 971 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 976/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -2016000958 t fired, 2279 attempts, .
Time elapsed: 976 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 981/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -2004964383 t fired, 2291 attempts, .
Time elapsed: 981 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 986/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1993535747 t fired, 2302 attempts, .
Time elapsed: 986 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 991/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1982470480 t fired, 2313 attempts, .
Time elapsed: 991 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 996/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1971371535 t fired, 2324 attempts, .
Time elapsed: 996 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1001/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1960170845 t fired, 2335 attempts, .
Time elapsed: 1001 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1006/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1949115025 t fired, 2346 attempts, .
Time elapsed: 1006 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1011/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1937896463 t fired, 2358 attempts, .
Time elapsed: 1011 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1016/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1925755810 t fired, 2370 attempts, .
Time elapsed: 1016 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1021/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1914207169 t fired, 2381 attempts, .
Time elapsed: 1021 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1026/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1902962052 t fired, 2393 attempts, .
Time elapsed: 1026 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1031/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1891594622 t fired, 2404 attempts, .
Time elapsed: 1031 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1036/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1879884801 t fired, 2416 attempts, .
Time elapsed: 1036 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1041/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1868703124 t fired, 2427 attempts, .
Time elapsed: 1041 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1046/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1857346455 t fired, 2438 attempts, .
Time elapsed: 1046 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1051/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1845000904 t fired, 2450 attempts, .
Time elapsed: 1051 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1056/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1833352778 t fired, 2462 attempts, .
Time elapsed: 1056 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1061/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1822017535 t fired, 2473 attempts, .
Time elapsed: 1061 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1066/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1810449000 t fired, 2485 attempts, .
Time elapsed: 1066 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1071/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1799208780 t fired, 2496 attempts, .
Time elapsed: 1071 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1076/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1788029775 t fired, 2507 attempts, .
Time elapsed: 1076 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1081/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1776726582 t fired, 2519 attempts, .
Time elapsed: 1081 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1086/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1765323133 t fired, 2530 attempts, .
Time elapsed: 1086 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1091/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1753547068 t fired, 2542 attempts, .
Time elapsed: 1091 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1096/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1741613596 t fired, 2554 attempts, .
Time elapsed: 1096 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1101/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1730159332 t fired, 2565 attempts, .
Time elapsed: 1101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1106/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1718639443 t fired, 2577 attempts, .
Time elapsed: 1106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1111/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1706842649 t fired, 2589 attempts, .
Time elapsed: 1111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1116/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1694823654 t fired, 2601 attempts, .
Time elapsed: 1116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1121/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1682737093 t fired, 2613 attempts, .
Time elapsed: 1121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1126/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1670946643 t fired, 2625 attempts, .
Time elapsed: 1126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1131/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1659312288 t fired, 2636 attempts, .
Time elapsed: 1131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1136/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1647621884 t fired, 2648 attempts, .
Time elapsed: 1136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1141/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1635980247 t fired, 2659 attempts, .
Time elapsed: 1141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1146/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1624309797 t fired, 2671 attempts, .
Time elapsed: 1146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1151/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1612676468 t fired, 2683 attempts, .
Time elapsed: 1151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1156/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1601118539 t fired, 2694 attempts, .
Time elapsed: 1156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1161/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1589482098 t fired, 2706 attempts, .
Time elapsed: 1161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1166/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1577603782 t fired, 2718 attempts, .
Time elapsed: 1166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1171/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1565405025 t fired, 2730 attempts, .
Time elapsed: 1171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1176/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1553745242 t fired, 2742 attempts, .
Time elapsed: 1176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1181/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1541912744 t fired, 2754 attempts, .
Time elapsed: 1181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1186/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1530213297 t fired, 2765 attempts, .
Time elapsed: 1186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1191/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1518513673 t fired, 2777 attempts, .
Time elapsed: 1191 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1196/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1506639800 t fired, 2789 attempts, .
Time elapsed: 1196 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1201/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1494914926 t fired, 2801 attempts, .
Time elapsed: 1201 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1206/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1483385446 t fired, 2812 attempts, .
Time elapsed: 1206 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1211/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1471558797 t fired, 2824 attempts, .
Time elapsed: 1211 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1216/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1459421859 t fired, 2836 attempts, .
Time elapsed: 1216 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1221/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1447623842 t fired, 2848 attempts, .
Time elapsed: 1221 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1226/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1436303300 t fired, 2859 attempts, .
Time elapsed: 1226 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1231/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1424568822 t fired, 2871 attempts, .
Time elapsed: 1231 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1236/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1412782346 t fired, 2883 attempts, .
Time elapsed: 1236 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1241/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1400865721 t fired, 2895 attempts, .
Time elapsed: 1241 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1246/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1389030477 t fired, 2906 attempts, .
Time elapsed: 1246 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1251/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1376998109 t fired, 2918 attempts, .
Time elapsed: 1251 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1256/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1365096038 t fired, 2930 attempts, .
Time elapsed: 1256 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1261/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1352484499 t fired, 2943 attempts, .
Time elapsed: 1261 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1266/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1340592446 t fired, 2955 attempts, .
Time elapsed: 1266 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1271/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1328936135 t fired, 2967 attempts, .
Time elapsed: 1271 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1276/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1317686495 t fired, 2978 attempts, .
Time elapsed: 1276 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1281/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1306543424 t fired, 2989 attempts, .
Time elapsed: 1281 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1286/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1295251552 t fired, 3000 attempts, .
Time elapsed: 1286 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1291/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1283085700 t fired, 3012 attempts, .
Time elapsed: 1291 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1296/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1271451690 t fired, 3024 attempts, .
Time elapsed: 1296 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1301/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1260066660 t fired, 3035 attempts, .
Time elapsed: 1301 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1306/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1248534779 t fired, 3047 attempts, .
Time elapsed: 1306 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1311/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1236821760 t fired, 3059 attempts, .
Time elapsed: 1311 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1316/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1224810619 t fired, 3071 attempts, .
Time elapsed: 1316 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1321/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1213724188 t fired, 3082 attempts, .
Time elapsed: 1321 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1326/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1202551139 t fired, 3093 attempts, .
Time elapsed: 1326 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1331/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1191059688 t fired, 3104 attempts, .
Time elapsed: 1331 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1336/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1179647192 t fired, 3116 attempts, .
Time elapsed: 1336 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1341/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1168413675 t fired, 3127 attempts, .
Time elapsed: 1341 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1346/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1157232873 t fired, 3138 attempts, .
Time elapsed: 1346 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1351/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1145740823 t fired, 3150 attempts, .
Time elapsed: 1351 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1356/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1134303960 t fired, 3161 attempts, .
Time elapsed: 1356 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1361/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1123025138 t fired, 3172 attempts, .
Time elapsed: 1361 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1366/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1111902947 t fired, 3184 attempts, .
Time elapsed: 1366 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1371/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1101009968 t fired, 3194 attempts, .
Time elapsed: 1371 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1376/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1089597190 t fired, 3206 attempts, .
Time elapsed: 1376 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1381/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1078064763 t fired, 3217 attempts, .
Time elapsed: 1381 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1386/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1066266588 t fired, 3229 attempts, .
Time elapsed: 1386 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1391/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1054356099 t fired, 3241 attempts, .
Time elapsed: 1391 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1396/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1042809391 t fired, 3253 attempts, .
Time elapsed: 1396 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1401/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1031114058 t fired, 3264 attempts, .
Time elapsed: 1401 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1406/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1019558269 t fired, 3276 attempts, .
Time elapsed: 1406 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1411/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1007884378 t fired, 3288 attempts, .
Time elapsed: 1411 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1416/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -996185792 t fired, 3299 attempts, .
Time elapsed: 1416 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1421/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -984489150 t fired, 3311 attempts, .
Time elapsed: 1421 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1426/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -972684902 t fired, 3323 attempts, .
Time elapsed: 1426 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1431/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -960948370 t fired, 3335 attempts, .
Time elapsed: 1431 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1436/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -949130627 t fired, 3346 attempts, .
Time elapsed: 1436 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1441/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -936712195 t fired, 3359 attempts, .
Time elapsed: 1441 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1446/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -924868394 t fired, 3371 attempts, .
Time elapsed: 1446 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1451/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -913281490 t fired, 3382 attempts, .
Time elapsed: 1451 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1456/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -901892659 t fired, 3394 attempts, .
Time elapsed: 1456 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1461/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -890491856 t fired, 3405 attempts, .
Time elapsed: 1461 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1466/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -878953687 t fired, 3417 attempts, .
Time elapsed: 1466 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1471/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -867686997 t fired, 3428 attempts, .
Time elapsed: 1471 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1476/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -856307041 t fired, 3439 attempts, .
Time elapsed: 1476 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1481/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -844843083 t fired, 3451 attempts, .
Time elapsed: 1481 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1486/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -833424648 t fired, 3462 attempts, .
Time elapsed: 1486 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1491/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -822086908 t fired, 3473 attempts, .
Time elapsed: 1491 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1496/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -810585889 t fired, 3485 attempts, .
Time elapsed: 1496 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1501/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -798839590 t fired, 3497 attempts, .
Time elapsed: 1501 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1506/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -787396703 t fired, 3508 attempts, .
Time elapsed: 1506 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1511/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -775840673 t fired, 3520 attempts, .
Time elapsed: 1511 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1516/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -764324475 t fired, 3531 attempts, .
Time elapsed: 1516 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1521/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -752688288 t fired, 3543 attempts, .
Time elapsed: 1521 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1526/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -740933041 t fired, 3555 attempts, .
Time elapsed: 1526 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1531/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -729307596 t fired, 3566 attempts, .
Time elapsed: 1531 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1536/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -717891388 t fired, 3578 attempts, .
Time elapsed: 1536 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1541/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -706290828 t fired, 3589 attempts, .
Time elapsed: 1541 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1546/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -694716292 t fired, 3601 attempts, .
Time elapsed: 1546 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1551/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -683206002 t fired, 3612 attempts, .
Time elapsed: 1551 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1556/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -671269172 t fired, 3624 attempts, .
Time elapsed: 1556 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1561/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -659846089 t fired, 3636 attempts, .
Time elapsed: 1561 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1566/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -648541813 t fired, 3647 attempts, .
Time elapsed: 1566 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1571/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -637003875 t fired, 3658 attempts, .
Time elapsed: 1571 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1576/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -625284683 t fired, 3670 attempts, .
Time elapsed: 1576 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1581/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -612931566 t fired, 3683 attempts, .
Time elapsed: 1581 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1586/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -601673756 t fired, 3694 attempts, .
Time elapsed: 1586 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1591/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -590519665 t fired, 3705 attempts, .
Time elapsed: 1591 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1596/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -579221792 t fired, 3716 attempts, .
Time elapsed: 1596 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1601/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -568061601 t fired, 3727 attempts, .
Time elapsed: 1601 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1606/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -556949627 t fired, 3739 attempts, .
Time elapsed: 1606 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1611/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -545725887 t fired, 3750 attempts, .
Time elapsed: 1611 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1616/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -533733372 t fired, 3762 attempts, .
Time elapsed: 1616 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1621/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -522453377 t fired, 3773 attempts, .
Time elapsed: 1621 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1626/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -511528384 t fired, 3784 attempts, .
Time elapsed: 1626 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1631/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -499563889 t fired, 3796 attempts, .
Time elapsed: 1631 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1636/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -488453086 t fired, 3807 attempts, .
Time elapsed: 1636 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1641/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -477440377 t fired, 3818 attempts, .
Time elapsed: 1641 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1646/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -466625140 t fired, 3829 attempts, .
Time elapsed: 1646 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1651/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -455667581 t fired, 3840 attempts, .
Time elapsed: 1651 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1656/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -444484376 t fired, 3851 attempts, .
Time elapsed: 1656 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1661/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -433301229 t fired, 3862 attempts, .
Time elapsed: 1661 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1666/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -421838833 t fired, 3874 attempts, .
Time elapsed: 1666 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1671/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -410634610 t fired, 3885 attempts, .
Time elapsed: 1671 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1676/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -399152693 t fired, 3896 attempts, .
Time elapsed: 1676 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1681/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -387594147 t fired, 3908 attempts, .
Time elapsed: 1681 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1686/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -376207325 t fired, 3919 attempts, .
Time elapsed: 1686 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1691/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -364924650 t fired, 3931 attempts, .
Time elapsed: 1691 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1696/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -353643416 t fired, 3942 attempts, .
Time elapsed: 1696 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1701/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -342397955 t fired, 3953 attempts, .
Time elapsed: 1701 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1706/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -331404516 t fired, 3964 attempts, .
Time elapsed: 1706 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1711/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -320580617 t fired, 3975 attempts, .
Time elapsed: 1711 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1716/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -309098082 t fired, 3986 attempts, .
Time elapsed: 1716 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1721/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -298014278 t fired, 3997 attempts, .
Time elapsed: 1721 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1726/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -287019799 t fired, 4008 attempts, .
Time elapsed: 1726 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1731/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -275793392 t fired, 4020 attempts, .
Time elapsed: 1731 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1736/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -264532773 t fired, 4031 attempts, .
Time elapsed: 1736 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1741/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -253077814 t fired, 4042 attempts, .
Time elapsed: 1741 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1746/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -241883337 t fired, 4054 attempts, .
Time elapsed: 1746 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1751/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -230516234 t fired, 4065 attempts, .
Time elapsed: 1751 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1756/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -219225512 t fired, 4076 attempts, .
Time elapsed: 1756 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1761/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -207839945 t fired, 4088 attempts, .
Time elapsed: 1761 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1766/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -196646355 t fired, 4099 attempts, .
Time elapsed: 1766 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1771/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -185601785 t fired, 4110 attempts, .
Time elapsed: 1771 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1776/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -174675903 t fired, 4121 attempts, .
Time elapsed: 1776 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1781/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -163317249 t fired, 4132 attempts, .
Time elapsed: 1781 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1786/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -152090369 t fired, 4143 attempts, .
Time elapsed: 1786 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1791/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -140263150 t fired, 4155 attempts, .
Time elapsed: 1791 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1796/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -128564706 t fired, 4167 attempts, .
Time elapsed: 1796 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1801/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -117284226 t fired, 4178 attempts, .
Time elapsed: 1801 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1806/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -106112676 t fired, 4189 attempts, .
Time elapsed: 1806 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1811/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -94315516 t fired, 4201 attempts, .
Time elapsed: 1811 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1816/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -83245065 t fired, 4212 attempts, .
Time elapsed: 1816 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1821/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -72279122 t fired, 4223 attempts, .
Time elapsed: 1821 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1826/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -60811302 t fired, 4235 attempts, .
Time elapsed: 1826 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1831/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -48938752 t fired, 4247 attempts, .
Time elapsed: 1831 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1836/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -37093492 t fired, 4258 attempts, .
Time elapsed: 1836 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1841/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -25774147 t fired, 4270 attempts, .
Time elapsed: 1841 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1846/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -14236637 t fired, 4281 attempts, .
Time elapsed: 1846 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1851/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -2572614 t fired, 4293 attempts, .
Time elapsed: 1851 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1856/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 8861741 t fired, 4304 attempts, .
Time elapsed: 1856 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1861/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 20191815 t fired, 4316 attempts, .
Time elapsed: 1861 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1866/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 31369572 t fired, 4327 attempts, .
Time elapsed: 1866 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1871/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 42449597 t fired, 4338 attempts, .
Time elapsed: 1871 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1876/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 53579497 t fired, 4349 attempts, .
Time elapsed: 1876 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1881/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 64610572 t fired, 4360 attempts, .
Time elapsed: 1881 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1886/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 76241159 t fired, 4372 attempts, .
Time elapsed: 1886 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1891/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 87540939 t fired, 4383 attempts, .
Time elapsed: 1891 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1896/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 99181620 t fired, 4395 attempts, .
Time elapsed: 1896 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1901/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 110511688 t fired, 4406 attempts, .
Time elapsed: 1901 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1906/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 121781020 t fired, 4417 attempts, .
Time elapsed: 1906 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1911/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 133048633 t fired, 4429 attempts, .
Time elapsed: 1911 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1916/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 144266583 t fired, 4440 attempts, .
Time elapsed: 1916 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1921/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 156302665 t fired, 4452 attempts, .
Time elapsed: 1921 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1926/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 167724992 t fired, 4463 attempts, .
Time elapsed: 1926 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1931/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 179328758 t fired, 4475 attempts, .
Time elapsed: 1931 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1936/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 190701190 t fired, 4486 attempts, .
Time elapsed: 1936 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1941/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 201864032 t fired, 4497 attempts, .
Time elapsed: 1941 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1946/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 212913534 t fired, 4508 attempts, .
Time elapsed: 1946 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1951/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 224089353 t fired, 4520 attempts, .
Time elapsed: 1951 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1956/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 235711720 t fired, 4531 attempts, .
Time elapsed: 1956 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1961/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 247540636 t fired, 4543 attempts, .
Time elapsed: 1961 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1966/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 259203352 t fired, 4555 attempts, .
Time elapsed: 1966 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1971/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 270577271 t fired, 4566 attempts, .
Time elapsed: 1971 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1976/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 282559366 t fired, 4578 attempts, .
Time elapsed: 1976 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1981/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 294340171 t fired, 4590 attempts, .
Time elapsed: 1981 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1986/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 305422326 t fired, 4601 attempts, .
Time elapsed: 1986 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1991/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 316650445 t fired, 4612 attempts, .
Time elapsed: 1991 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 1996/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 327804893 t fired, 4623 attempts, .
Time elapsed: 1996 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2001/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 338991724 t fired, 4634 attempts, .
Time elapsed: 2001 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2006/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 350952416 t fired, 4646 attempts, .
Time elapsed: 2006 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2011/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 363118249 t fired, 4659 attempts, .
Time elapsed: 2011 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2017/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 374649825 t fired, 4670 attempts, .
Time elapsed: 2017 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2022/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 385821675 t fired, 4681 attempts, .
Time elapsed: 2022 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2027/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 397031948 t fired, 4692 attempts, .
Time elapsed: 2027 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2032/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 408523783 t fired, 4704 attempts, .
Time elapsed: 2032 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2037/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 419704919 t fired, 4715 attempts, .
Time elapsed: 2037 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2042/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 431391358 t fired, 4727 attempts, .
Time elapsed: 2042 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2047/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 442662782 t fired, 4738 attempts, .
Time elapsed: 2047 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2052/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 454043392 t fired, 4750 attempts, .
Time elapsed: 2052 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2057/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 465048647 t fired, 4761 attempts, .
Time elapsed: 2057 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2062/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 476536164 t fired, 4772 attempts, .
Time elapsed: 2062 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2067/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 487681978 t fired, 4783 attempts, .
Time elapsed: 2067 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2072/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 499355832 t fired, 4795 attempts, .
Time elapsed: 2072 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2077/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 510471213 t fired, 4806 attempts, .
Time elapsed: 2077 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2082/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 521833272 t fired, 4817 attempts, .
Time elapsed: 2082 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2087/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 533085249 t fired, 4829 attempts, .
Time elapsed: 2087 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2092/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 544519476 t fired, 4840 attempts, .
Time elapsed: 2092 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2097/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 555879315 t fired, 4851 attempts, .
Time elapsed: 2097 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2102/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 567734069 t fired, 4863 attempts, .
Time elapsed: 2102 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2107/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 578859948 t fired, 4874 attempts, .
Time elapsed: 2107 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2112/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 590343423 t fired, 4886 attempts, .
Time elapsed: 2112 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2117/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 601498389 t fired, 4897 attempts, .
Time elapsed: 2117 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2122/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 613322815 t fired, 4909 attempts, .
Time elapsed: 2122 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2127/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 624593326 t fired, 4920 attempts, .
Time elapsed: 2127 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2132/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 635785195 t fired, 4931 attempts, .
Time elapsed: 2132 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2137/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 647170730 t fired, 4943 attempts, .
Time elapsed: 2137 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2142/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 658174511 t fired, 4954 attempts, .
Time elapsed: 2142 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2147/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 669640469 t fired, 4965 attempts, .
Time elapsed: 2147 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2152/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 680897772 t fired, 4976 attempts, .
Time elapsed: 2152 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2157/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 692104428 t fired, 4988 attempts, .
Time elapsed: 2157 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2162/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 703735772 t fired, 4999 attempts, .
Time elapsed: 2162 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2167/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 715045381 t fired, 5011 attempts, .
Time elapsed: 2167 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2172/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 726756537 t fired, 5022 attempts, .
Time elapsed: 2172 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2177/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 738032199 t fired, 5033 attempts, .
Time elapsed: 2177 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2182/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 749055053 t fired, 5045 attempts, .
Time elapsed: 2182 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2187/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 760338004 t fired, 5056 attempts, .
Time elapsed: 2187 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2192/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 772073572 t fired, 5068 attempts, .
Time elapsed: 2192 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2197/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 783390072 t fired, 5079 attempts, .
Time elapsed: 2197 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2202/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 794859588 t fired, 5090 attempts, .
Time elapsed: 2202 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2207/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 806749795 t fired, 5102 attempts, .
Time elapsed: 2207 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2212/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 818180842 t fired, 5114 attempts, .
Time elapsed: 2212 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2217/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 829367159 t fired, 5125 attempts, .
Time elapsed: 2217 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2222/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 840797904 t fired, 5136 attempts, .
Time elapsed: 2222 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2227/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 852505801 t fired, 5148 attempts, .
Time elapsed: 2227 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2232/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 864025054 t fired, 5159 attempts, .
Time elapsed: 2232 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2237/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 875230576 t fired, 5171 attempts, .
Time elapsed: 2237 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2242/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 886594571 t fired, 5182 attempts, .
Time elapsed: 2242 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2247/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 897792819 t fired, 5193 attempts, .
Time elapsed: 2247 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2252/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 909502205 t fired, 5205 attempts, .
Time elapsed: 2252 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2257/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 920648587 t fired, 5216 attempts, .
Time elapsed: 2257 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2262/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 931809512 t fired, 5227 attempts, .
Time elapsed: 2262 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2267/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 942729742 t fired, 5238 attempts, .
Time elapsed: 2267 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2272/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 954423248 t fired, 5250 attempts, .
Time elapsed: 2272 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2277/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 965740952 t fired, 5261 attempts, .
Time elapsed: 2277 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2282/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 976671207 t fired, 5272 attempts, .
Time elapsed: 2282 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2287/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 988503806 t fired, 5284 attempts, .
Time elapsed: 2287 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2292/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 999724329 t fired, 5295 attempts, .
Time elapsed: 2292 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2297/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1011443472 t fired, 5307 attempts, .
Time elapsed: 2297 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2302/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1022505032 t fired, 5318 attempts, .
Time elapsed: 2302 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2307/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1033838998 t fired, 5329 attempts, .
Time elapsed: 2307 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2312/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1045731973 t fired, 5341 attempts, .
Time elapsed: 2312 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2317/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1057647527 t fired, 5353 attempts, .
Time elapsed: 2317 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2322/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1069287975 t fired, 5365 attempts, .
Time elapsed: 2322 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2327/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1081197780 t fired, 5377 attempts, .
Time elapsed: 2327 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2332/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1092790451 t fired, 5388 attempts, .
Time elapsed: 2332 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2337/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1103822564 t fired, 5399 attempts, .
Time elapsed: 2337 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2342/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1115222238 t fired, 5411 attempts, .
Time elapsed: 2342 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2347/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1126513536 t fired, 5422 attempts, .
Time elapsed: 2347 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2352/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1137381756 t fired, 5433 attempts, .
Time elapsed: 2352 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2357/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1148641404 t fired, 5444 attempts, .
Time elapsed: 2357 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2362/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1160489059 t fired, 5456 attempts, .
Time elapsed: 2362 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2367/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1171943715 t fired, 5467 attempts, .
Time elapsed: 2367 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2372/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1182978334 t fired, 5478 attempts, .
Time elapsed: 2372 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2377/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1194116004 t fired, 5490 attempts, .
Time elapsed: 2377 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2382/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1205306388 t fired, 5501 attempts, .
Time elapsed: 2382 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2387/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1216342046 t fired, 5512 attempts, .
Time elapsed: 2387 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2392/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1227691030 t fired, 5523 attempts, .
Time elapsed: 2392 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2397/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1239426443 t fired, 5535 attempts, .
Time elapsed: 2397 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2402/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1250304018 t fired, 5546 attempts, .
Time elapsed: 2402 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2407/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1261497420 t fired, 5557 attempts, .
Time elapsed: 2407 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2412/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1272954323 t fired, 5568 attempts, .
Time elapsed: 2412 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2417/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1284255655 t fired, 5580 attempts, .
Time elapsed: 2417 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2422/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1296131188 t fired, 5592 attempts, .
Time elapsed: 2422 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2427/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1307803785 t fired, 5603 attempts, .
Time elapsed: 2427 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2432/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1318941042 t fired, 5614 attempts, .
Time elapsed: 2432 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2437/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1330505266 t fired, 5626 attempts, .
Time elapsed: 2437 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2442/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1341978487 t fired, 5637 attempts, .
Time elapsed: 2442 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2447/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1353060091 t fired, 5649 attempts, .
Time elapsed: 2447 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2452/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1364400243 t fired, 5660 attempts, .
Time elapsed: 2452 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2457/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1375277928 t fired, 5671 attempts, .
Time elapsed: 2457 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2462/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1386449530 t fired, 5682 attempts, .
Time elapsed: 2462 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2467/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1397499764 t fired, 5693 attempts, .
Time elapsed: 2467 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2472/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1409286689 t fired, 5705 attempts, .
Time elapsed: 2472 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2477/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1420989456 t fired, 5716 attempts, .
Time elapsed: 2477 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2482/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1432632839 t fired, 5728 attempts, .
Time elapsed: 2482 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2487/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1443846290 t fired, 5739 attempts, .
Time elapsed: 2487 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2492/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1454971624 t fired, 5750 attempts, .
Time elapsed: 2492 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2497/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1466520213 t fired, 5762 attempts, .
Time elapsed: 2497 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2502/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1478240765 t fired, 5774 attempts, .
Time elapsed: 2502 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2507/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1490017707 t fired, 5785 attempts, .
Time elapsed: 2507 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2512/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1501989312 t fired, 5797 attempts, .
Time elapsed: 2512 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2517/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1513268082 t fired, 5809 attempts, .
Time elapsed: 2517 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2522/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1525521176 t fired, 5821 attempts, .
Time elapsed: 2522 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2527/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1537555427 t fired, 5833 attempts, .
Time elapsed: 2527 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2532/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1549629592 t fired, 5845 attempts, .
Time elapsed: 2532 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2537/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1561633989 t fired, 5857 attempts, .
Time elapsed: 2537 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2542/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1573968321 t fired, 5869 attempts, .
Time elapsed: 2542 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2547/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1586416486 t fired, 5882 attempts, .
Time elapsed: 2547 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2552/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1598592025 t fired, 5894 attempts, .
Time elapsed: 2552 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2557/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1610836182 t fired, 5906 attempts, .
Time elapsed: 2557 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2562/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1623667952 t fired, 5919 attempts, .
Time elapsed: 2562 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2567/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1635820975 t fired, 5931 attempts, .
Time elapsed: 2567 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2572/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1647864955 t fired, 5943 attempts, .
Time elapsed: 2572 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2577/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1659864226 t fired, 5955 attempts, .
Time elapsed: 2577 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2582/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1672182565 t fired, 5968 attempts, .
Time elapsed: 2582 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2587/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1684235286 t fired, 5980 attempts, .
Time elapsed: 2587 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2592/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1695556311 t fired, 5991 attempts, .
Time elapsed: 2592 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2597/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1706923795 t fired, 6002 attempts, .
Time elapsed: 2597 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2602/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1718668635 t fired, 6014 attempts, .
Time elapsed: 2602 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2607/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1730380756 t fired, 6026 attempts, .
Time elapsed: 2607 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2612/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1741992096 t fired, 6037 attempts, .
Time elapsed: 2612 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2617/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1754103759 t fired, 6050 attempts, .
Time elapsed: 2617 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2622/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1766077505 t fired, 6062 attempts, .
Time elapsed: 2622 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2627/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1778296991 t fired, 6074 attempts, .
Time elapsed: 2627 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2632/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1790930302 t fired, 6086 attempts, .
Time elapsed: 2632 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2637/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1803150738 t fired, 6099 attempts, .
Time elapsed: 2637 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2642/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1815187505 t fired, 6111 attempts, .
Time elapsed: 2642 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2647/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1827316075 t fired, 6123 attempts, .
Time elapsed: 2647 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2652/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1839315612 t fired, 6135 attempts, .
Time elapsed: 2652 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2657/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1851778522 t fired, 6147 attempts, .
Time elapsed: 2657 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2662/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1864204838 t fired, 6160 attempts, .
Time elapsed: 2662 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2667/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1876692337 t fired, 6172 attempts, .
Time elapsed: 2667 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2672/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1889132204 t fired, 6185 attempts, .
Time elapsed: 2672 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2677/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1901451689 t fired, 6197 attempts, .
Time elapsed: 2677 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2682/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1913594710 t fired, 6209 attempts, .
Time elapsed: 2682 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2687/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1925991039 t fired, 6221 attempts, .
Time elapsed: 2687 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2692/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1938453620 t fired, 6234 attempts, .
Time elapsed: 2692 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2697/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1950700171 t fired, 6246 attempts, .
Time elapsed: 2697 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2702/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1963273227 t fired, 6259 attempts, .
Time elapsed: 2702 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2707/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1975585199 t fired, 6271 attempts, .
Time elapsed: 2707 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2712/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1987517760 t fired, 6283 attempts, .
Time elapsed: 2712 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2717/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 1999645254 t fired, 6295 attempts, .
Time elapsed: 2717 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2722/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 2011936745 t fired, 6307 attempts, .
Time elapsed: 2722 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2727/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 2024044314 t fired, 6320 attempts, .
Time elapsed: 2727 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2732/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 2036089712 t fired, 6332 attempts, .
Time elapsed: 2732 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2737/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 2048070249 t fired, 6344 attempts, .
Time elapsed: 2737 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2742/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 2060000492 t fired, 6355 attempts, .
Time elapsed: 2742 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2747/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 2071961333 t fired, 6367 attempts, .
Time elapsed: 2747 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2752/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 2083760238 t fired, 6379 attempts, .
Time elapsed: 2752 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2757/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 2095646139 t fired, 6391 attempts, .
Time elapsed: 2757 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2762/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 2107557953 t fired, 6403 attempts, .
Time elapsed: 2762 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2767/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 2119531325 t fired, 6415 attempts, .
Time elapsed: 2767 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2772/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 2131572666 t fired, 6427 attempts, .
Time elapsed: 2772 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2777/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 2143427249 t fired, 6439 attempts, .
Time elapsed: 2777 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2782/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -2139604139 t fired, 6451 attempts, .
Time elapsed: 2782 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2787/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -2127785517 t fired, 6463 attempts, .
Time elapsed: 2787 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2792/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -2115938148 t fired, 6474 attempts, .
Time elapsed: 2792 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2797/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -2103811655 t fired, 6487 attempts, .
Time elapsed: 2797 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2802/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -2091608075 t fired, 6499 attempts, .
Time elapsed: 2802 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2807/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -2079368096 t fired, 6511 attempts, .
Time elapsed: 2807 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2812/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -2067240987 t fired, 6523 attempts, .
Time elapsed: 2812 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2817/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -2055499309 t fired, 6535 attempts, .
Time elapsed: 2817 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2822/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -2043580246 t fired, 6547 attempts, .
Time elapsed: 2822 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2827/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -2031342003 t fired, 6559 attempts, .
Time elapsed: 2827 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2832/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -2019348918 t fired, 6571 attempts, .
Time elapsed: 2832 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2837/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -2007309695 t fired, 6583 attempts, .
Time elapsed: 2837 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2842/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1994888647 t fired, 6596 attempts, .
Time elapsed: 2842 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2847/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1982772953 t fired, 6608 attempts, .
Time elapsed: 2847 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2852/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1970613868 t fired, 6620 attempts, .
Time elapsed: 2852 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2857/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1958392473 t fired, 6632 attempts, .
Time elapsed: 2857 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2862/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1945921623 t fired, 6645 attempts, .
Time elapsed: 2862 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2867/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1933893155 t fired, 6657 attempts, .
Time elapsed: 2867 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2872/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1921894538 t fired, 6669 attempts, .
Time elapsed: 2872 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2877/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1909618539 t fired, 6681 attempts, .
Time elapsed: 2877 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2882/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1897517642 t fired, 6693 attempts, .
Time elapsed: 2882 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2887/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1885388926 t fired, 6705 attempts, .
Time elapsed: 2887 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-03: EGEF 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-07: EF 0 0 1 0 3 0 1 0
Murphy-PT-D4N025-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 2892/3600 0/5 Murphy-PT-D4N025-CTLFireability-07 -1873295227 t fired, 6717 attempts, .
Time elapsed: 2892 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Murphy-PT-D4N025-CTLFireability-04: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-08: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-10: EG true state space / EG
Murphy-PT-D4N025-CTLFireability-11: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-12: CTL false CTL model checker
Murphy-PT-D4N025-CTLFireability-13: CTL true CTL model checker
Murphy-PT-D4N025-CTLFireability-14: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Murphy-PT-D4N025-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Murphy-PT-D4N025-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Murphy-PT-D4N025"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is Murphy-PT-D4N025, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r518-tall-167987244500362"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/Murphy-PT-D4N025.tgz
mv Murphy-PT-D4N025 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;