Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r487-tall-167912704001114.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is UtilityControlRoom-PT-Z2T3N10, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r487-tall-167912704001114
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.5M
-rw-r--r-- 1 mcc users 30K Feb 26 14:39 CTLCardinality.txt
-rw-r--r-- 1 mcc users 156K Feb 26 14:39 CTLCardinality.xml
-rw-r--r-- 1 mcc users 50K Feb 26 14:37 CTLFireability.txt
-rw-r--r-- 1 mcc users 219K Feb 26 14:37 CTLFireability.xml
-rw-r--r-- 1 mcc users 13K Feb 25 17:24 LTLCardinality.txt
-rw-r--r-- 1 mcc users 49K Feb 25 17:24 LTLCardinality.xml
-rw-r--r-- 1 mcc users 15K Feb 25 17:24 LTLFireability.txt
-rw-r--r-- 1 mcc users 50K Feb 25 17:24 LTLFireability.xml
-rw-r--r-- 1 mcc users 36K Feb 26 14:46 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 185K Feb 26 14:46 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 110K Feb 26 14:44 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 451K Feb 26 14:44 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 3.8K Feb 25 17:24 UpperBounds.txt
-rw-r--r-- 1 mcc users 8.1K Feb 25 17:24 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 8 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 116K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-CTLFireability-00
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-CTLFireability-01
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-CTLFireability-02
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-CTLFireability-03
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-CTLFireability-04
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-CTLFireability-05
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-CTLFireability-06
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-CTLFireability-07
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-CTLFireability-08
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-CTLFireability-09
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-CTLFireability-10
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-CTLFireability-11
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-CTLFireability-12
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-CTLFireability-13
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-CTLFireability-14
FORMULA_NAME UtilityControlRoom-PT-Z2T3N10-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679232829902

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=UtilityControlRoom-PT-Z2T3N10
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-19 13:33:51] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-19 13:33:51] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-19 13:33:51] [INFO ] Load time of PNML (sax parser for PT used): 53 ms
[2023-03-19 13:33:51] [INFO ] Transformed 174 places.
[2023-03-19 13:33:51] [INFO ] Transformed 270 transitions.
[2023-03-19 13:33:51] [INFO ] Parsed PT model containing 174 places and 270 transitions and 850 arcs in 131 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 17 ms.
[2023-03-19 13:33:51] [INFO ] Reduced 10 identical enabling conditions.
[2023-03-19 13:33:51] [INFO ] Reduced 10 identical enabling conditions.
[2023-03-19 13:33:51] [INFO ] Reduced 10 identical enabling conditions.
[2023-03-19 13:33:51] [INFO ] Reduced 10 identical enabling conditions.
[2023-03-19 13:33:51] [INFO ] Reduced 10 identical enabling conditions.
[2023-03-19 13:33:51] [INFO ] Reduced 10 identical enabling conditions.
Ensure Unique test removed 40 transitions
Reduce redundant transitions removed 40 transitions.
Support contains 174 out of 174 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 174/174 places, 230/230 transitions.
Applied a total of 0 rules in 11 ms. Remains 174 /174 variables (removed 0) and now considering 230/230 (removed 0) transitions.
// Phase 1: matrix 230 rows 174 cols
[2023-03-19 13:33:51] [INFO ] Computed 23 place invariants in 21 ms
[2023-03-19 13:33:51] [INFO ] Implicit Places using invariants in 191 ms returned []
[2023-03-19 13:33:51] [INFO ] Invariant cache hit.
[2023-03-19 13:33:51] [INFO ] Implicit Places using invariants and state equation in 102 ms returned []
Implicit Place search using SMT with State Equation took 317 ms to find 0 implicit places.
[2023-03-19 13:33:51] [INFO ] Invariant cache hit.
[2023-03-19 13:33:52] [INFO ] Dead Transitions using invariants and state equation in 144 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 475 ms. Remains : 174/174 places, 230/230 transitions.
Support contains 174 out of 174 places after structural reductions.
[2023-03-19 13:33:52] [INFO ] Flatten gal took : 51 ms
[2023-03-19 13:33:52] [INFO ] Flatten gal took : 38 ms
[2023-03-19 13:33:52] [INFO ] Input system was already deterministic with 230 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 414 ms. (steps per millisecond=24 ) properties (out of 74) seen :68
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 65 ms. (steps per millisecond=153 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=476 ) properties (out of 6) seen :1
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 31 ms. (steps per millisecond=322 ) properties (out of 5) seen :1
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 38 ms. (steps per millisecond=263 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=400 ) properties (out of 4) seen :1
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=625 ) properties (out of 3) seen :0
Running SMT prover for 3 properties.
[2023-03-19 13:33:53] [INFO ] Invariant cache hit.
[2023-03-19 13:33:53] [INFO ] [Real]Absence check using 23 positive place invariants in 14 ms returned sat
[2023-03-19 13:33:53] [INFO ] After 62ms SMT Verify possible using state equation in real domain returned unsat :2 sat :1
[2023-03-19 13:33:53] [INFO ] After 88ms SMT Verify possible using trap constraints in real domain returned unsat :2 sat :1
Attempting to minimize the solution found.
Minimization took 20 ms.
[2023-03-19 13:33:53] [INFO ] After 189ms SMT Verify possible using all constraints in real domain returned unsat :2 sat :1
Fused 3 Parikh solutions to 1 different solutions.
Finished Parikh walk after 5 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=5 )
Parikh walk visited 1 properties in 2 ms.
Successfully simplified 2 atomic propositions for a total of 16 simplifications.
[2023-03-19 13:33:53] [INFO ] Flatten gal took : 24 ms
[2023-03-19 13:33:53] [INFO ] Flatten gal took : 22 ms
[2023-03-19 13:33:53] [INFO ] Input system was already deterministic with 230 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 174/174 places, 230/230 transitions.
Applied a total of 0 rules in 4 ms. Remains 174 /174 variables (removed 0) and now considering 230/230 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 174/174 places, 230/230 transitions.
[2023-03-19 13:33:53] [INFO ] Flatten gal took : 11 ms
[2023-03-19 13:33:53] [INFO ] Flatten gal took : 12 ms
[2023-03-19 13:33:53] [INFO ] Input system was already deterministic with 230 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 174/174 places, 230/230 transitions.
Drop transitions removed 40 transitions
Trivial Post-agglo rules discarded 40 transitions
Performed 40 trivial Post agglomeration. Transition count delta: 40
Iterating post reduction 0 with 40 rules applied. Total rules applied 40 place count 174 transition count 190
Reduce places removed 40 places and 0 transitions.
Ensure Unique test removed 20 transitions
Reduce isomorphic transitions removed 20 transitions.
Iterating post reduction 1 with 60 rules applied. Total rules applied 100 place count 134 transition count 170
Performed 20 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 20 Pre rules applied. Total rules applied 100 place count 134 transition count 150
Deduced a syphon composed of 20 places in 0 ms
Reduce places removed 20 places and 0 transitions.
Iterating global reduction 2 with 40 rules applied. Total rules applied 140 place count 114 transition count 150
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 141 place count 113 transition count 130
Iterating global reduction 2 with 1 rules applied. Total rules applied 142 place count 113 transition count 130
Discarding 10 places :
Symmetric choice reduction at 2 with 10 rule applications. Total rules 152 place count 103 transition count 120
Iterating global reduction 2 with 10 rules applied. Total rules applied 162 place count 103 transition count 120
Discarding 10 places :
Symmetric choice reduction at 2 with 10 rule applications. Total rules 172 place count 93 transition count 100
Iterating global reduction 2 with 10 rules applied. Total rules applied 182 place count 93 transition count 100
Discarding 10 places :
Symmetric choice reduction at 2 with 10 rule applications. Total rules 192 place count 83 transition count 90
Iterating global reduction 2 with 10 rules applied. Total rules applied 202 place count 83 transition count 90
Ensure Unique test removed 10 transitions
Reduce isomorphic transitions removed 10 transitions.
Iterating post reduction 2 with 10 rules applied. Total rules applied 212 place count 83 transition count 80
Performed 10 Post agglomeration using F-continuation condition.Transition count delta: 10
Deduced a syphon composed of 10 places in 1 ms
Ensure Unique test removed 1 places
Reduce places removed 11 places and 0 transitions.
Iterating global reduction 3 with 21 rules applied. Total rules applied 233 place count 72 transition count 70
Applied a total of 233 rules in 33 ms. Remains 72 /174 variables (removed 102) and now considering 70/230 (removed 160) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 33 ms. Remains : 72/174 places, 70/230 transitions.
[2023-03-19 13:33:54] [INFO ] Flatten gal took : 4 ms
[2023-03-19 13:33:54] [INFO ] Flatten gal took : 4 ms
[2023-03-19 13:33:54] [INFO ] Input system was already deterministic with 70 transitions.
Starting structural reductions in LTL mode, iteration 0 : 174/174 places, 230/230 transitions.
Discarding 20 places :
Symmetric choice reduction at 0 with 20 rule applications. Total rules 20 place count 154 transition count 210
Iterating global reduction 0 with 20 rules applied. Total rules applied 40 place count 154 transition count 210
Applied a total of 40 rules in 6 ms. Remains 154 /174 variables (removed 20) and now considering 210/230 (removed 20) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 154/174 places, 210/230 transitions.
[2023-03-19 13:33:54] [INFO ] Flatten gal took : 10 ms
[2023-03-19 13:33:54] [INFO ] Flatten gal took : 9 ms
[2023-03-19 13:33:54] [INFO ] Input system was already deterministic with 210 transitions.
Starting structural reductions in LTL mode, iteration 0 : 174/174 places, 230/230 transitions.
Discarding 20 places :
Symmetric choice reduction at 0 with 20 rule applications. Total rules 20 place count 154 transition count 210
Iterating global reduction 0 with 20 rules applied. Total rules applied 40 place count 154 transition count 210
Applied a total of 40 rules in 9 ms. Remains 154 /174 variables (removed 20) and now considering 210/230 (removed 20) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9 ms. Remains : 154/174 places, 210/230 transitions.
[2023-03-19 13:33:54] [INFO ] Flatten gal took : 8 ms
[2023-03-19 13:33:54] [INFO ] Flatten gal took : 9 ms
[2023-03-19 13:33:54] [INFO ] Input system was already deterministic with 210 transitions.
Starting structural reductions in LTL mode, iteration 0 : 174/174 places, 230/230 transitions.
Discarding 20 places :
Symmetric choice reduction at 0 with 20 rule applications. Total rules 20 place count 154 transition count 210
Iterating global reduction 0 with 20 rules applied. Total rules applied 40 place count 154 transition count 210
Applied a total of 40 rules in 6 ms. Remains 154 /174 variables (removed 20) and now considering 210/230 (removed 20) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 154/174 places, 210/230 transitions.
[2023-03-19 13:33:54] [INFO ] Flatten gal took : 8 ms
[2023-03-19 13:33:54] [INFO ] Flatten gal took : 8 ms
[2023-03-19 13:33:54] [INFO ] Input system was already deterministic with 210 transitions.
Starting structural reductions in LTL mode, iteration 0 : 174/174 places, 230/230 transitions.
Discarding 20 places :
Symmetric choice reduction at 0 with 20 rule applications. Total rules 20 place count 154 transition count 210
Iterating global reduction 0 with 20 rules applied. Total rules applied 40 place count 154 transition count 210
Applied a total of 40 rules in 4 ms. Remains 154 /174 variables (removed 20) and now considering 210/230 (removed 20) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 154/174 places, 210/230 transitions.
[2023-03-19 13:33:54] [INFO ] Flatten gal took : 10 ms
[2023-03-19 13:33:54] [INFO ] Flatten gal took : 12 ms
[2023-03-19 13:33:54] [INFO ] Input system was already deterministic with 210 transitions.
Starting structural reductions in LTL mode, iteration 0 : 174/174 places, 230/230 transitions.
Discarding 20 places :
Symmetric choice reduction at 0 with 20 rule applications. Total rules 20 place count 154 transition count 210
Iterating global reduction 0 with 20 rules applied. Total rules applied 40 place count 154 transition count 210
Applied a total of 40 rules in 4 ms. Remains 154 /174 variables (removed 20) and now considering 210/230 (removed 20) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 154/174 places, 210/230 transitions.
[2023-03-19 13:33:54] [INFO ] Flatten gal took : 6 ms
[2023-03-19 13:33:54] [INFO ] Flatten gal took : 7 ms
[2023-03-19 13:33:54] [INFO ] Input system was already deterministic with 210 transitions.
Starting structural reductions in LTL mode, iteration 0 : 174/174 places, 230/230 transitions.
Applied a total of 0 rules in 9 ms. Remains 174 /174 variables (removed 0) and now considering 230/230 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9 ms. Remains : 174/174 places, 230/230 transitions.
[2023-03-19 13:33:54] [INFO ] Flatten gal took : 8 ms
[2023-03-19 13:33:54] [INFO ] Flatten gal took : 10 ms
[2023-03-19 13:33:54] [INFO ] Input system was already deterministic with 230 transitions.
Starting structural reductions in LTL mode, iteration 0 : 174/174 places, 230/230 transitions.
Discarding 18 places :
Symmetric choice reduction at 0 with 18 rule applications. Total rules 18 place count 156 transition count 212
Iterating global reduction 0 with 18 rules applied. Total rules applied 36 place count 156 transition count 212
Applied a total of 36 rules in 3 ms. Remains 156 /174 variables (removed 18) and now considering 212/230 (removed 18) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 156/174 places, 212/230 transitions.
[2023-03-19 13:33:54] [INFO ] Flatten gal took : 6 ms
[2023-03-19 13:33:54] [INFO ] Flatten gal took : 6 ms
[2023-03-19 13:33:54] [INFO ] Input system was already deterministic with 212 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 174/174 places, 230/230 transitions.
Performed 40 Post agglomeration using F-continuation condition.Transition count delta: 40
Iterating post reduction 0 with 40 rules applied. Total rules applied 40 place count 174 transition count 190
Reduce places removed 40 places and 0 transitions.
Ensure Unique test removed 20 transitions
Reduce isomorphic transitions removed 20 transitions.
Iterating post reduction 1 with 60 rules applied. Total rules applied 100 place count 134 transition count 170
Performed 19 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 19 Pre rules applied. Total rules applied 100 place count 134 transition count 151
Deduced a syphon composed of 19 places in 0 ms
Reduce places removed 19 places and 0 transitions.
Iterating global reduction 2 with 38 rules applied. Total rules applied 138 place count 115 transition count 151
Performed 9 Post agglomeration using F-continuation condition.Transition count delta: 9
Deduced a syphon composed of 9 places in 0 ms
Reduce places removed 9 places and 0 transitions.
Iterating global reduction 2 with 18 rules applied. Total rules applied 156 place count 106 transition count 142
Applied a total of 156 rules in 13 ms. Remains 106 /174 variables (removed 68) and now considering 142/230 (removed 88) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 14 ms. Remains : 106/174 places, 142/230 transitions.
[2023-03-19 13:33:54] [INFO ] Flatten gal took : 4 ms
[2023-03-19 13:33:54] [INFO ] Flatten gal took : 4 ms
[2023-03-19 13:33:54] [INFO ] Input system was already deterministic with 142 transitions.
Starting structural reductions in LTL mode, iteration 0 : 174/174 places, 230/230 transitions.
Discarding 20 places :
Symmetric choice reduction at 0 with 20 rule applications. Total rules 20 place count 154 transition count 210
Iterating global reduction 0 with 20 rules applied. Total rules applied 40 place count 154 transition count 210
Applied a total of 40 rules in 4 ms. Remains 154 /174 variables (removed 20) and now considering 210/230 (removed 20) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 154/174 places, 210/230 transitions.
[2023-03-19 13:33:54] [INFO ] Flatten gal took : 7 ms
[2023-03-19 13:33:54] [INFO ] Flatten gal took : 7 ms
[2023-03-19 13:33:54] [INFO ] Input system was already deterministic with 210 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 174/174 places, 230/230 transitions.
Performed 40 Post agglomeration using F-continuation condition.Transition count delta: 40
Iterating post reduction 0 with 40 rules applied. Total rules applied 40 place count 174 transition count 190
Reduce places removed 40 places and 0 transitions.
Ensure Unique test removed 20 transitions
Reduce isomorphic transitions removed 20 transitions.
Iterating post reduction 1 with 60 rules applied. Total rules applied 100 place count 134 transition count 170
Performed 19 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 19 Pre rules applied. Total rules applied 100 place count 134 transition count 151
Deduced a syphon composed of 19 places in 0 ms
Reduce places removed 19 places and 0 transitions.
Iterating global reduction 2 with 38 rules applied. Total rules applied 138 place count 115 transition count 151
Performed 9 Post agglomeration using F-continuation condition.Transition count delta: 9
Deduced a syphon composed of 9 places in 0 ms
Reduce places removed 9 places and 0 transitions.
Iterating global reduction 2 with 18 rules applied. Total rules applied 156 place count 106 transition count 142
Applied a total of 156 rules in 12 ms. Remains 106 /174 variables (removed 68) and now considering 142/230 (removed 88) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 12 ms. Remains : 106/174 places, 142/230 transitions.
[2023-03-19 13:33:54] [INFO ] Flatten gal took : 5 ms
[2023-03-19 13:33:54] [INFO ] Flatten gal took : 5 ms
[2023-03-19 13:33:54] [INFO ] Input system was already deterministic with 142 transitions.
Starting structural reductions in LTL mode, iteration 0 : 174/174 places, 230/230 transitions.
Discarding 17 places :
Symmetric choice reduction at 0 with 17 rule applications. Total rules 17 place count 157 transition count 213
Iterating global reduction 0 with 17 rules applied. Total rules applied 34 place count 157 transition count 213
Applied a total of 34 rules in 3 ms. Remains 157 /174 variables (removed 17) and now considering 213/230 (removed 17) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 157/174 places, 213/230 transitions.
[2023-03-19 13:33:54] [INFO ] Flatten gal took : 6 ms
[2023-03-19 13:33:54] [INFO ] Flatten gal took : 6 ms
[2023-03-19 13:33:54] [INFO ] Input system was already deterministic with 213 transitions.
Starting structural reductions in LTL mode, iteration 0 : 174/174 places, 230/230 transitions.
Discarding 19 places :
Symmetric choice reduction at 0 with 19 rule applications. Total rules 19 place count 155 transition count 211
Iterating global reduction 0 with 19 rules applied. Total rules applied 38 place count 155 transition count 211
Applied a total of 38 rules in 3 ms. Remains 155 /174 variables (removed 19) and now considering 211/230 (removed 19) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 155/174 places, 211/230 transitions.
[2023-03-19 13:33:54] [INFO ] Flatten gal took : 6 ms
[2023-03-19 13:33:54] [INFO ] Flatten gal took : 6 ms
[2023-03-19 13:33:54] [INFO ] Input system was already deterministic with 211 transitions.
Starting structural reductions in LTL mode, iteration 0 : 174/174 places, 230/230 transitions.
Discarding 18 places :
Symmetric choice reduction at 0 with 18 rule applications. Total rules 18 place count 156 transition count 212
Iterating global reduction 0 with 18 rules applied. Total rules applied 36 place count 156 transition count 212
Applied a total of 36 rules in 3 ms. Remains 156 /174 variables (removed 18) and now considering 212/230 (removed 18) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 156/174 places, 212/230 transitions.
[2023-03-19 13:33:54] [INFO ] Flatten gal took : 6 ms
[2023-03-19 13:33:54] [INFO ] Flatten gal took : 6 ms
[2023-03-19 13:33:54] [INFO ] Input system was already deterministic with 212 transitions.
Starting structural reductions in LTL mode, iteration 0 : 174/174 places, 230/230 transitions.
Discarding 17 places :
Symmetric choice reduction at 0 with 17 rule applications. Total rules 17 place count 157 transition count 213
Iterating global reduction 0 with 17 rules applied. Total rules applied 34 place count 157 transition count 213
Applied a total of 34 rules in 3 ms. Remains 157 /174 variables (removed 17) and now considering 213/230 (removed 17) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 157/174 places, 213/230 transitions.
[2023-03-19 13:33:54] [INFO ] Flatten gal took : 6 ms
[2023-03-19 13:33:54] [INFO ] Flatten gal took : 6 ms
[2023-03-19 13:33:54] [INFO ] Input system was already deterministic with 213 transitions.
[2023-03-19 13:33:54] [INFO ] Flatten gal took : 17 ms
[2023-03-19 13:33:54] [INFO ] Flatten gal took : 17 ms
[2023-03-19 13:33:54] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 16 ms.
[2023-03-19 13:33:54] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 174 places, 230 transitions and 690 arcs took 1 ms.
Total runtime 3555 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT UtilityControlRoom-PT-Z2T3N10
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/369
CTLFireability

FORMULA UtilityControlRoom-PT-Z2T3N10-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T3N10-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T3N10-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T3N10-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T3N10-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T3N10-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T3N10-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T3N10-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T3N10-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T3N10-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T3N10-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T3N10-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679233022924

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
++ perl -pe 's/.*\.//g'
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/369/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/369/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/369/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: LAUNCH task # 1 (type EXCL) for 0 UtilityControlRoom-PT-Z2T3N10-CTLFireability-00
lola: time limit : 163 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: FINISHED task # 1 (type EXCL) for UtilityControlRoom-PT-Z2T3N10-CTLFireability-00
lola: result : true
lola: markings : 1290
lola: fired transitions : 5183
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 UtilityControlRoom-PT-Z2T3N10-CTLFireability-04
lola: time limit : 171 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: Created skeleton in 0.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/224 6/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-04 1106426 m, 221285 m/sec, 3654240 t fired, .

Time elapsed: 7 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/224 10/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-04 1848205 m, 148355 m/sec, 7511838 t fired, .

Time elapsed: 12 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 15/224 14/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-04 2628665 m, 156092 m/sec, 11282040 t fired, .

Time elapsed: 17 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 20/224 17/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-04 3389884 m, 152243 m/sec, 15119957 t fired, .

Time elapsed: 22 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 25/224 21/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-04 4206455 m, 163314 m/sec, 18655901 t fired, .

Time elapsed: 27 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 30/224 25/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-04 4942750 m, 147259 m/sec, 22189863 t fired, .

Time elapsed: 32 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 35/224 29/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-04 5703144 m, 152078 m/sec, 25564953 t fired, .

Time elapsed: 37 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 40/224 32/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-04 6339231 m, 127217 m/sec, 29046210 t fired, .

Time elapsed: 42 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 13 (type EXCL) for UtilityControlRoom-PT-Z2T3N10-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 47 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 50 (type EXCL) for 49 UtilityControlRoom-PT-Z2T3N10-CTLFireability-15
lola: time limit : 236 sec
lola: memory limit: 32 pages
lola: FINISHED task # 50 (type EXCL) for UtilityControlRoom-PT-Z2T3N10-CTLFireability-15
lola: result : true
lola: markings : 50
lola: fired transitions : 51
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 47 (type EXCL) for 46 UtilityControlRoom-PT-Z2T3N10-CTLFireability-14
lola: time limit : 253 sec
lola: memory limit: 32 pages
lola: FINISHED task # 47 (type EXCL) for UtilityControlRoom-PT-Z2T3N10-CTLFireability-14
lola: result : false
lola: markings : 19513
lola: fired transitions : 99542
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 44 (type EXCL) for 43 UtilityControlRoom-PT-Z2T3N10-CTLFireability-13
lola: time limit : 273 sec
lola: memory limit: 32 pages
lola: FINISHED task # 44 (type EXCL) for UtilityControlRoom-PT-Z2T3N10-CTLFireability-13
lola: result : false
lola: markings : 50
lola: fired transitions : 50
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 41 (type EXCL) for 40 UtilityControlRoom-PT-Z2T3N10-CTLFireability-12
lola: time limit : 296 sec
lola: memory limit: 32 pages
lola: FINISHED task # 41 (type EXCL) for UtilityControlRoom-PT-Z2T3N10-CTLFireability-12
lola: result : false
lola: markings : 51
lola: fired transitions : 103
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 35 (type EXCL) for 34 UtilityControlRoom-PT-Z2T3N10-CTLFireability-10
lola: time limit : 323 sec
lola: memory limit: 32 pages
lola: FINISHED task # 35 (type EXCL) for UtilityControlRoom-PT-Z2T3N10-CTLFireability-10
lola: result : true
lola: markings : 75
lola: fired transitions : 138
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for 24 UtilityControlRoom-PT-Z2T3N10-CTLFireability-08
lola: time limit : 355 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for UtilityControlRoom-PT-Z2T3N10-CTLFireability-08
lola: result : true
lola: markings : 108
lola: fired transitions : 225
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 UtilityControlRoom-PT-Z2T3N10-CTLFireability-07
lola: time limit : 394 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for UtilityControlRoom-PT-Z2T3N10-CTLFireability-07
lola: result : false
lola: markings : 1074
lola: fired transitions : 1160
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 UtilityControlRoom-PT-Z2T3N10-CTLFireability-06
lola: time limit : 444 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for UtilityControlRoom-PT-Z2T3N10-CTLFireability-06
lola: result : true
lola: markings : 1296
lola: fired transitions : 1942
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 UtilityControlRoom-PT-Z2T3N10-CTLFireability-05
lola: time limit : 507 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 5/507 4/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-05 642332 m, 128466 m/sec, 3353945 t fired, .

Time elapsed: 52 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 10/507 7/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-05 1218262 m, 115186 m/sec, 6912436 t fired, .

Time elapsed: 57 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 15/507 10/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-05 1790648 m, 114477 m/sec, 10376306 t fired, .

Time elapsed: 62 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 20/507 13/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-05 2322623 m, 106395 m/sec, 13910896 t fired, .

Time elapsed: 67 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 25/507 16/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-05 2941743 m, 123824 m/sec, 17263695 t fired, .

Time elapsed: 72 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 30/507 19/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-05 3511622 m, 113975 m/sec, 20713289 t fired, .

Time elapsed: 77 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 35/507 22/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-05 4109942 m, 119664 m/sec, 24261373 t fired, .

Time elapsed: 82 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 40/507 24/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-05 4595519 m, 97115 m/sec, 27601611 t fired, .

Time elapsed: 87 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 45/507 27/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-05 5160223 m, 112940 m/sec, 31020419 t fired, .

Time elapsed: 92 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 50/507 30/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-05 5685681 m, 105091 m/sec, 34502209 t fired, .

Time elapsed: 97 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 16 (type EXCL) for UtilityControlRoom-PT-Z2T3N10-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 102 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 10 (type EXCL) for 9 UtilityControlRoom-PT-Z2T3N10-CTLFireability-03
lola: time limit : 583 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/583 7/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-03 1249109 m, 249821 m/sec, 2067387 t fired, .

Time elapsed: 107 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/583 12/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-03 2403110 m, 230800 m/sec, 4069817 t fired, .

Time elapsed: 112 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/583 18/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-03 3516992 m, 222776 m/sec, 6100477 t fired, .

Time elapsed: 117 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/583 23/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-03 4572731 m, 211147 m/sec, 8070921 t fired, .

Time elapsed: 122 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 25/583 28/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-03 5588143 m, 203082 m/sec, 10029135 t fired, .

Time elapsed: 127 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 10 (type EXCL) for UtilityControlRoom-PT-Z2T3N10-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 132 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 7 (type EXCL) for 6 UtilityControlRoom-PT-Z2T3N10-CTLFireability-02
lola: time limit : 693 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for UtilityControlRoom-PT-Z2T3N10-CTLFireability-02
lola: result : false
lola: markings : 472
lola: fired transitions : 725
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 32 (type EXCL) for 27 UtilityControlRoom-PT-Z2T3N10-CTLFireability-09
lola: time limit : 867 sec
lola: memory limit: 32 pages
lola: FINISHED task # 32 (type EXCL) for UtilityControlRoom-PT-Z2T3N10-CTLFireability-09
lola: result : false
lola: markings : 28
lola: fired transitions : 56
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 38 (type EXCL) for 37 UtilityControlRoom-PT-Z2T3N10-CTLFireability-11
lola: time limit : 1734 sec
lola: memory limit: 32 pages
lola: FINISHED task # 38 (type EXCL) for UtilityControlRoom-PT-Z2T3N10-CTLFireability-11
lola: result : false
lola: markings : 345
lola: fired transitions : 1112
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 UtilityControlRoom-PT-Z2T3N10-CTLFireability-01
lola: time limit : 3468 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/3468 4/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-01 875762 m, 175152 m/sec, 3749515 t fired, .

Time elapsed: 137 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/3468 8/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-01 1624093 m, 149666 m/sec, 7292613 t fired, .

Time elapsed: 142 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/3468 11/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-01 2336142 m, 142409 m/sec, 10771917 t fired, .

Time elapsed: 147 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/3468 14/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-01 3035961 m, 139963 m/sec, 14244014 t fired, .

Time elapsed: 152 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 25/3468 17/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-01 3696283 m, 132064 m/sec, 17588741 t fired, .

Time elapsed: 157 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 30/3468 19/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-01 4341695 m, 129082 m/sec, 20895973 t fired, .

Time elapsed: 162 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 35/3468 22/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-01 4973905 m, 126442 m/sec, 24186406 t fired, .

Time elapsed: 167 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 40/3468 25/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-01 5592131 m, 123645 m/sec, 27442741 t fired, .

Time elapsed: 172 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 45/3468 27/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-01 6203515 m, 122276 m/sec, 30681635 t fired, .

Time elapsed: 177 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 50/3468 30/32 UtilityControlRoom-PT-Z2T3N10-CTLFireability-01 6805931 m, 120483 m/sec, 33892541 t fired, .

Time elapsed: 182 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for UtilityControlRoom-PT-Z2T3N10-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 187 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-01: CTL unknown AGGR
UtilityControlRoom-PT-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-03: CTL unknown AGGR
UtilityControlRoom-PT-Z2T3N10-CTLFireability-04: CTL unknown AGGR
UtilityControlRoom-PT-Z2T3N10-CTLFireability-05: CTL unknown AGGR
UtilityControlRoom-PT-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N10-CTLFireability-15: CTL true CTL model checker


Time elapsed: 187 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="UtilityControlRoom-PT-Z2T3N10"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is UtilityControlRoom-PT-Z2T3N10, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r487-tall-167912704001114"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/UtilityControlRoom-PT-Z2T3N10.tgz
mv UtilityControlRoom-PT-Z2T3N10 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;