About the Execution of LoLa+red for UtilityControlRoom-COL-Z4T4N04
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
433.439 | 62196.00 | 70026.00 | 474.70 | FFFTFFTFFTFTTTTF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r487-tall-167912703901057.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is UtilityControlRoom-COL-Z4T4N04, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r487-tall-167912703901057
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 408K
-rw-r--r-- 1 mcc users 6.8K Feb 26 14:33 CTLCardinality.txt
-rw-r--r-- 1 mcc users 59K Feb 26 14:33 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.5K Feb 26 14:31 CTLFireability.txt
-rw-r--r-- 1 mcc users 39K Feb 26 14:31 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.5K Feb 25 17:25 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 17:25 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.9K Feb 25 17:25 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 17:25 LTLFireability.xml
-rw-r--r-- 1 mcc users 7.8K Feb 26 14:37 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 61K Feb 26 14:37 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 13K Feb 26 14:36 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 91K Feb 26 14:36 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Feb 25 17:25 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K Feb 25 17:25 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_pt
-rw-r--r-- 1 mcc users 8 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 29K Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME UtilityControlRoom-COL-Z4T4N04-CTLCardinality-00
FORMULA_NAME UtilityControlRoom-COL-Z4T4N04-CTLCardinality-01
FORMULA_NAME UtilityControlRoom-COL-Z4T4N04-CTLCardinality-02
FORMULA_NAME UtilityControlRoom-COL-Z4T4N04-CTLCardinality-03
FORMULA_NAME UtilityControlRoom-COL-Z4T4N04-CTLCardinality-04
FORMULA_NAME UtilityControlRoom-COL-Z4T4N04-CTLCardinality-05
FORMULA_NAME UtilityControlRoom-COL-Z4T4N04-CTLCardinality-06
FORMULA_NAME UtilityControlRoom-COL-Z4T4N04-CTLCardinality-07
FORMULA_NAME UtilityControlRoom-COL-Z4T4N04-CTLCardinality-08
FORMULA_NAME UtilityControlRoom-COL-Z4T4N04-CTLCardinality-09
FORMULA_NAME UtilityControlRoom-COL-Z4T4N04-CTLCardinality-10
FORMULA_NAME UtilityControlRoom-COL-Z4T4N04-CTLCardinality-11
FORMULA_NAME UtilityControlRoom-COL-Z4T4N04-CTLCardinality-12
FORMULA_NAME UtilityControlRoom-COL-Z4T4N04-CTLCardinality-13
FORMULA_NAME UtilityControlRoom-COL-Z4T4N04-CTLCardinality-14
FORMULA_NAME UtilityControlRoom-COL-Z4T4N04-CTLCardinality-15
=== Now, execution of the tool begins
BK_START 1679230869896
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=UtilityControlRoom-COL-Z4T4N04
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-19 13:01:11] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLCardinality, -timeout, 360, -rebuildPNML]
[2023-03-19 13:01:11] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-19 13:01:11] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2023-03-19 13:01:11] [WARNING] Using fallBack plugin, rng conformance not checked
[2023-03-19 13:01:11] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 395 ms
[2023-03-19 13:01:11] [INFO ] Imported 13 HL places and 12 HL transitions for a total of 154 PT places and 300.0 transition bindings in 12 ms.
Parsed 16 properties from file /home/mcc/execution/CTLCardinality.xml in 15 ms.
[2023-03-19 13:01:11] [INFO ] Built PT skeleton of HLPN with 13 places and 12 transitions 37 arcs in 100 ms.
[2023-03-19 13:01:11] [INFO ] Skeletonized 16 HLPN properties in 8 ms.
Computed a total of 0 stabilizing places and 0 stable transitions
Remains 16 properties that can be checked using skeleton over-approximation.
Ensure Unique test removed 1 transitions
Reduce redundant transitions removed 1 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Incomplete random walk after 10000 steps, including 2 resets, run finished after 309 ms. (steps per millisecond=32 ) properties (out of 61) seen :16
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=90 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=58 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 15 ms. (steps per millisecond=66 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 14 ms. (steps per millisecond=71 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 45) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 45) seen :0
Running SMT prover for 45 properties.
// Phase 1: matrix 11 rows 13 cols
[2023-03-19 13:01:12] [INFO ] Computed 5 place invariants in 5 ms
[2023-03-19 13:01:12] [INFO ] [Real]Absence check using 5 positive place invariants in 1 ms returned sat
[2023-03-19 13:01:12] [INFO ] After 181ms SMT Verify possible using all constraints in real domain returned unsat :22 sat :0 real:23
[2023-03-19 13:01:12] [INFO ] [Nat]Absence check using 5 positive place invariants in 1 ms returned sat
[2023-03-19 13:01:12] [INFO ] After 80ms SMT Verify possible using all constraints in natural domain returned unsat :45 sat :0
Fused 45 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 1 ms.
Successfully simplified 45 atomic propositions for a total of 16 simplifications.
FORMULA UtilityControlRoom-COL-Z4T4N04-CTLCardinality-01 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA UtilityControlRoom-COL-Z4T4N04-CTLCardinality-10 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA UtilityControlRoom-COL-Z4T4N04-CTLCardinality-12 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA UtilityControlRoom-COL-Z4T4N04-CTLCardinality-13 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA UtilityControlRoom-COL-Z4T4N04-CTLCardinality-14 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-19 13:01:13] [INFO ] Initial state reduction rules for CTL removed 4 formulas.
[2023-03-19 13:01:13] [INFO ] Flatten gal took : 15 ms
FORMULA UtilityControlRoom-COL-Z4T4N04-CTLCardinality-15 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA UtilityControlRoom-COL-Z4T4N04-CTLCardinality-11 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA UtilityControlRoom-COL-Z4T4N04-CTLCardinality-07 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA UtilityControlRoom-COL-Z4T4N04-CTLCardinality-02 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-19 13:01:13] [INFO ] Flatten gal took : 2 ms
Transition timeout forces synchronizations/join behavior on parameter c of sort Cli
Domain [Cli(4), Z(4), Z(4)] of place MovetoZ breaks symmetries in sort Z
[2023-03-19 13:01:13] [INFO ] Unfolded HLPN to a Petri net with 154 places and 300 transitions 964 arcs in 20 ms.
[2023-03-19 13:01:13] [INFO ] Unfolded 7 HLPN properties in 1 ms.
Ensure Unique test removed 64 transitions
Reduce redundant transitions removed 64 transitions.
Support contains 150 out of 154 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 154/154 places, 236/236 transitions.
Applied a total of 0 rules in 8 ms. Remains 154 /154 variables (removed 0) and now considering 236/236 (removed 0) transitions.
// Phase 1: matrix 236 rows 154 cols
[2023-03-19 13:01:13] [INFO ] Computed 11 place invariants in 12 ms
[2023-03-19 13:01:13] [INFO ] Implicit Places using invariants in 77 ms returned []
[2023-03-19 13:01:13] [INFO ] Invariant cache hit.
[2023-03-19 13:01:13] [INFO ] Implicit Places using invariants and state equation in 110 ms returned []
Implicit Place search using SMT with State Equation took 189 ms to find 0 implicit places.
[2023-03-19 13:01:13] [INFO ] Invariant cache hit.
[2023-03-19 13:01:13] [INFO ] Dead Transitions using invariants and state equation in 128 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 328 ms. Remains : 154/154 places, 236/236 transitions.
Support contains 150 out of 154 places after structural reductions.
[2023-03-19 13:01:13] [INFO ] Flatten gal took : 26 ms
[2023-03-19 13:01:13] [INFO ] Flatten gal took : 19 ms
[2023-03-19 13:01:13] [INFO ] Input system was already deterministic with 236 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 423 ms. (steps per millisecond=23 ) properties (out of 20) seen :8
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=526 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 44 ms. (steps per millisecond=227 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 58 ms. (steps per millisecond=172 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 57 ms. (steps per millisecond=175 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 44 ms. (steps per millisecond=227 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 50 ms. (steps per millisecond=200 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=344 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 43 ms. (steps per millisecond=232 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 33 ms. (steps per millisecond=303 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 48 ms. (steps per millisecond=208 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 43 ms. (steps per millisecond=232 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 30 ms. (steps per millisecond=333 ) properties (out of 12) seen :0
Running SMT prover for 12 properties.
[2023-03-19 13:01:14] [INFO ] Invariant cache hit.
[2023-03-19 13:01:14] [INFO ] [Real]Absence check using 11 positive place invariants in 8 ms returned sat
[2023-03-19 13:01:14] [INFO ] After 89ms SMT Verify possible using all constraints in real domain returned unsat :12 sat :0
Fused 12 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 0 ms.
Successfully simplified 12 atomic propositions for a total of 7 simplifications.
[2023-03-19 13:01:14] [INFO ] Flatten gal took : 22 ms
[2023-03-19 13:01:14] [INFO ] Flatten gal took : 15 ms
[2023-03-19 13:01:14] [INFO ] Input system was already deterministic with 236 transitions.
FORMULA UtilityControlRoom-COL-Z4T4N04-CTLCardinality-03 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 154/154 places, 236/236 transitions.
Discarding 48 places :
Symmetric choice reduction at 0 with 48 rule applications. Total rules 48 place count 106 transition count 188
Iterating global reduction 0 with 48 rules applied. Total rules applied 96 place count 106 transition count 188
Applied a total of 96 rules in 10 ms. Remains 106 /154 variables (removed 48) and now considering 188/236 (removed 48) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10 ms. Remains : 106/154 places, 188/236 transitions.
[2023-03-19 13:01:14] [INFO ] Flatten gal took : 11 ms
[2023-03-19 13:01:14] [INFO ] Flatten gal took : 11 ms
[2023-03-19 13:01:14] [INFO ] Input system was already deterministic with 188 transitions.
Starting structural reductions in LTL mode, iteration 0 : 154/154 places, 236/236 transitions.
Discarding 48 places :
Symmetric choice reduction at 0 with 48 rule applications. Total rules 48 place count 106 transition count 188
Iterating global reduction 0 with 48 rules applied. Total rules applied 96 place count 106 transition count 188
Applied a total of 96 rules in 7 ms. Remains 106 /154 variables (removed 48) and now considering 188/236 (removed 48) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 106/154 places, 188/236 transitions.
[2023-03-19 13:01:14] [INFO ] Flatten gal took : 10 ms
[2023-03-19 13:01:14] [INFO ] Flatten gal took : 11 ms
[2023-03-19 13:01:14] [INFO ] Input system was already deterministic with 188 transitions.
Starting structural reductions in LTL mode, iteration 0 : 154/154 places, 236/236 transitions.
Discarding 48 places :
Symmetric choice reduction at 0 with 48 rule applications. Total rules 48 place count 106 transition count 188
Iterating global reduction 0 with 48 rules applied. Total rules applied 96 place count 106 transition count 188
Applied a total of 96 rules in 7 ms. Remains 106 /154 variables (removed 48) and now considering 188/236 (removed 48) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 106/154 places, 188/236 transitions.
[2023-03-19 13:01:14] [INFO ] Flatten gal took : 9 ms
[2023-03-19 13:01:14] [INFO ] Flatten gal took : 9 ms
[2023-03-19 13:01:14] [INFO ] Input system was already deterministic with 188 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 154/154 places, 236/236 transitions.
Performed 64 Post agglomeration using F-continuation condition.Transition count delta: 64
Iterating post reduction 0 with 64 rules applied. Total rules applied 64 place count 154 transition count 172
Reduce places removed 64 places and 0 transitions.
Ensure Unique test removed 16 transitions
Reduce isomorphic transitions removed 16 transitions.
Iterating post reduction 1 with 80 rules applied. Total rules applied 144 place count 90 transition count 156
Performed 16 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 16 Pre rules applied. Total rules applied 144 place count 90 transition count 140
Deduced a syphon composed of 16 places in 0 ms
Reduce places removed 16 places and 0 transitions.
Iterating global reduction 2 with 32 rules applied. Total rules applied 176 place count 74 transition count 140
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 179 place count 71 transition count 92
Iterating global reduction 2 with 3 rules applied. Total rules applied 182 place count 71 transition count 92
Applied a total of 182 rules in 21 ms. Remains 71 /154 variables (removed 83) and now considering 92/236 (removed 144) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 21 ms. Remains : 71/154 places, 92/236 transitions.
[2023-03-19 13:01:14] [INFO ] Flatten gal took : 4 ms
[2023-03-19 13:01:14] [INFO ] Flatten gal took : 4 ms
[2023-03-19 13:01:14] [INFO ] Input system was already deterministic with 92 transitions.
Starting structural reductions in LTL mode, iteration 0 : 154/154 places, 236/236 transitions.
Discarding 48 places :
Symmetric choice reduction at 0 with 48 rule applications. Total rules 48 place count 106 transition count 188
Iterating global reduction 0 with 48 rules applied. Total rules applied 96 place count 106 transition count 188
Applied a total of 96 rules in 7 ms. Remains 106 /154 variables (removed 48) and now considering 188/236 (removed 48) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 106/154 places, 188/236 transitions.
[2023-03-19 13:01:14] [INFO ] Flatten gal took : 8 ms
[2023-03-19 13:01:14] [INFO ] Flatten gal took : 11 ms
[2023-03-19 13:01:14] [INFO ] Input system was already deterministic with 188 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 154/154 places, 236/236 transitions.
Discarding 48 places :
Symmetric choice reduction at 0 with 48 rule applications. Total rules 48 place count 106 transition count 188
Iterating global reduction 0 with 48 rules applied. Total rules applied 96 place count 106 transition count 188
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: 4
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 4 places and 0 transitions.
Iterating global reduction 0 with 8 rules applied. Total rules applied 104 place count 102 transition count 184
Drop transitions removed 16 transitions
Redundant transition composition rules discarded 16 transitions
Iterating global reduction 0 with 16 rules applied. Total rules applied 120 place count 102 transition count 168
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 123 place count 99 transition count 120
Ensure Unique test removed 1 places
Iterating global reduction 0 with 4 rules applied. Total rules applied 127 place count 98 transition count 120
Applied a total of 127 rules in 20 ms. Remains 98 /154 variables (removed 56) and now considering 120/236 (removed 116) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 20 ms. Remains : 98/154 places, 120/236 transitions.
[2023-03-19 13:01:14] [INFO ] Flatten gal took : 4 ms
[2023-03-19 13:01:14] [INFO ] Flatten gal took : 4 ms
[2023-03-19 13:01:14] [INFO ] Input system was already deterministic with 120 transitions.
[2023-03-19 13:01:14] [INFO ] Flatten gal took : 9 ms
[2023-03-19 13:01:14] [INFO ] Flatten gal took : 9 ms
[2023-03-19 13:01:14] [INFO ] Export to MCC of 6 properties in file /home/mcc/execution/CTLCardinality.sr.xml took 1 ms.
[2023-03-19 13:01:14] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 154 places, 236 transitions and 708 arcs took 2 ms.
Total runtime 3693 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT UtilityControlRoom-COL-Z4T4N04
BK_EXAMINATION: CTLCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/376
FORMULA UtilityControlRoom-COL-Z4T4N04-CTLCardinality-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-COL-Z4T4N04-CTLCardinality-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-COL-Z4T4N04-CTLCardinality-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-COL-Z4T4N04-CTLCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-COL-Z4T4N04-CTLCardinality-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-COL-Z4T4N04-CTLCardinality-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1679230932092
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
++ perl -pe 's/.*\.//g'
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/376/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/376/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/376/CTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:199
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: LAUNCH task # 10 (type EXCL) for 9 UtilityControlRoom-COL-Z4T4N04-CTLCardinality-06
lola: time limit : 449 sec
lola: NOTDEADLOCKFREE
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: LAUNCH INITIAL
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 7 (type CNST) for 6 UtilityControlRoom-COL-Z4T4N04-CTLCardinality-05
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 7 (type CNST) for UtilityControlRoom-COL-Z4T4N04-CTLCardinality-05
lola: result : false
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-05: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-06: AGEF 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-08: EXEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 AGEF EXCL 4/719 4/32 UtilityControlRoom-COL-Z4T4N04-CTLCardinality-06 995821 m, 199164 m/sec, 2720390 t fired, .
Time elapsed: 5 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 6
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-05: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-06: AGEF 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-08: EXEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 AGEF EXCL 9/719 7/32 UtilityControlRoom-COL-Z4T4N04-CTLCardinality-06 1743928 m, 149621 m/sec, 5227514 t fired, .
Time elapsed: 10 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 6
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-05: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-06: AGEF 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-08: EXEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 AGEF EXCL 15/719 10/32 UtilityControlRoom-COL-Z4T4N04-CTLCardinality-06 2398404 m, 130895 m/sec, 7888057 t fired, .
Time elapsed: 16 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 6
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-05: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-06: AGEF 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-08: EXEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 AGEF EXCL 20/719 12/32 UtilityControlRoom-COL-Z4T4N04-CTLCardinality-06 3004560 m, 121231 m/sec, 10817629 t fired, .
Time elapsed: 21 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 6
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-05: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-06: AGEF 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-08: EXEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 AGEF EXCL 25/719 14/32 UtilityControlRoom-COL-Z4T4N04-CTLCardinality-06 3536768 m, 106441 m/sec, 13972394 t fired, .
Time elapsed: 26 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 6
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-05: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-06: AGEF 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-08: EXEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 AGEF EXCL 30/719 16/32 UtilityControlRoom-COL-Z4T4N04-CTLCardinality-06 3936115 m, 79869 m/sec, 18762796 t fired, .
Time elapsed: 31 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 6
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-05: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-06: AGEF 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-08: EXEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 AGEF EXCL 35/719 16/32 UtilityControlRoom-COL-Z4T4N04-CTLCardinality-06 3971486 m, 7074 m/sec, 22659193 t fired, .
Time elapsed: 36 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 6
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-05: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-06: AGEF 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-08: EXEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 AGEF EXCL 40/719 16/32 UtilityControlRoom-COL-Z4T4N04-CTLCardinality-06 3975277 m, 758 m/sec, 26536537 t fired, .
Time elapsed: 41 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 6
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-05: INITIAL false preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-06: AGEF 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-08: EXEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 AGEF EXCL 45/719 16/32 UtilityControlRoom-COL-Z4T4N04-CTLCardinality-06 3977831 m, 510 m/sec, 30496549 t fired, .
Time elapsed: 46 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 6
lola: FINISHED task # 10 (type EXCL) for UtilityControlRoom-COL-Z4T4N04-CTLCardinality-06
lola: result : true
lola: markings : 3981312
lola: fired transitions : 34276608
lola: time used : 49.000000
lola: memory pages used : 16
lola: LAUNCH task # 13 (type EXCL) for 12 UtilityControlRoom-COL-Z4T4N04-CTLCardinality-08
lola: time limit : 887 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-05: INITIAL false preprocessing
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-06: AGEF true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-08: EXEF 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 EXEF EXCL 1/887 1/32 UtilityControlRoom-COL-Z4T4N04-CTLCardinality-08 178298 m, 35659 m/sec, 285218 t fired, .
Time elapsed: 51 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 6
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-05: INITIAL false preprocessing
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-06: AGEF true tscc_search
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-08: EXEF 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-09: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 EXEF EXCL 6/887 6/32 UtilityControlRoom-COL-Z4T4N04-CTLCardinality-08 1240288 m, 212398 m/sec, 2310112 t fired, .
Time elapsed: 56 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 6
lola: FINISHED task # 13 (type EXCL) for UtilityControlRoom-COL-Z4T4N04-CTLCardinality-08
lola: result : false
lola: markings : 1424062
lola: fired transitions : 2841484
lola: time used : 7.000000
lola: memory pages used : 7
lola: LAUNCH task # 1 (type EXCL) for 0 UtilityControlRoom-COL-Z4T4N04-CTLCardinality-00
lola: time limit : 1181 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for UtilityControlRoom-COL-Z4T4N04-CTLCardinality-00
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 UtilityControlRoom-COL-Z4T4N04-CTLCardinality-04
lola: time limit : 1771 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for UtilityControlRoom-COL-Z4T4N04-CTLCardinality-04
lola: result : false
lola: markings : 30
lola: fired transitions : 30
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 UtilityControlRoom-COL-Z4T4N04-CTLCardinality-09
lola: time limit : 3543 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for UtilityControlRoom-COL-Z4T4N04-CTLCardinality-09
lola: result : true
lola: markings : 24
lola: fired transitions : 95
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open formulas
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-04: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-05: INITIAL false preprocessing
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-06: AGEF true tscc_search
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-08: EXEF false state space /EXEF
UtilityControlRoom-COL-Z4T4N04-CTLCardinality-09: CTL true CTL model checker
Time elapsed: 57 secs. Pages in use: 16
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="UtilityControlRoom-COL-Z4T4N04"
export BK_EXAMINATION="CTLCardinality"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is UtilityControlRoom-COL-Z4T4N04, examination is CTLCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r487-tall-167912703901057"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/UtilityControlRoom-COL-Z4T4N04.tgz
mv UtilityControlRoom-COL-Z4T4N04 execution
cd execution
if [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "UpperBounds" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] || [ "CTLCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLCardinality" = "ReachabilityDeadlock" ] || [ "CTLCardinality" = "QuasiLiveness" ] || [ "CTLCardinality" = "StableMarking" ] || [ "CTLCardinality" = "Liveness" ] || [ "CTLCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;