Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r487-tall-167912703901018.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is UtilityControlRoom-COL-Z2T4N10, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r487-tall-167912703901018
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 440K
-rw-r--r-- 1 mcc users 6.9K Feb 26 14:46 CTLCardinality.txt
-rw-r--r-- 1 mcc users 62K Feb 26 14:46 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.1K Feb 26 14:44 CTLFireability.txt
-rw-r--r-- 1 mcc users 37K Feb 26 14:44 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K Feb 25 17:25 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 17:25 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.9K Feb 25 17:25 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 17:25 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Feb 26 14:53 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 111K Feb 26 14:53 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 26 14:51 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 76K Feb 26 14:51 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Feb 25 17:25 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Feb 25 17:25 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_pt
-rw-r--r-- 1 mcc users 8 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 29K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME UtilityControlRoom-COL-Z2T4N10-CTLFireability-00
FORMULA_NAME UtilityControlRoom-COL-Z2T4N10-CTLFireability-01
FORMULA_NAME UtilityControlRoom-COL-Z2T4N10-CTLFireability-02
FORMULA_NAME UtilityControlRoom-COL-Z2T4N10-CTLFireability-03
FORMULA_NAME UtilityControlRoom-COL-Z2T4N10-CTLFireability-04
FORMULA_NAME UtilityControlRoom-COL-Z2T4N10-CTLFireability-05
FORMULA_NAME UtilityControlRoom-COL-Z2T4N10-CTLFireability-06
FORMULA_NAME UtilityControlRoom-COL-Z2T4N10-CTLFireability-07
FORMULA_NAME UtilityControlRoom-COL-Z2T4N10-CTLFireability-08
FORMULA_NAME UtilityControlRoom-COL-Z2T4N10-CTLFireability-09
FORMULA_NAME UtilityControlRoom-COL-Z2T4N10-CTLFireability-10
FORMULA_NAME UtilityControlRoom-COL-Z2T4N10-CTLFireability-11
FORMULA_NAME UtilityControlRoom-COL-Z2T4N10-CTLFireability-12
FORMULA_NAME UtilityControlRoom-COL-Z2T4N10-CTLFireability-13
FORMULA_NAME UtilityControlRoom-COL-Z2T4N10-CTLFireability-14
FORMULA_NAME UtilityControlRoom-COL-Z2T4N10-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679228952964

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=UtilityControlRoom-COL-Z2T4N10
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-19 12:29:14] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-19 12:29:14] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-19 12:29:14] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2023-03-19 12:29:14] [WARNING] Using fallBack plugin, rng conformance not checked
[2023-03-19 12:29:15] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 631 ms
[2023-03-19 12:29:15] [INFO ] Imported 13 HL places and 12 HL transitions for a total of 174 PT places and 270.0 transition bindings in 13 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 10 ms.
[2023-03-19 12:29:15] [INFO ] Built PT skeleton of HLPN with 13 places and 12 transitions 37 arcs in 3 ms.
[2023-03-19 12:29:15] [INFO ] Skeletonized 16 HLPN properties in 2 ms.
Computed a total of 0 stabilizing places and 0 stable transitions
Remains 9 properties that can be checked using skeleton over-approximation.
Ensure Unique test removed 1 transitions
Reduce redundant transitions removed 1 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Incomplete random walk after 10000 steps, including 2 resets, run finished after 100 ms. (steps per millisecond=100 ) properties (out of 14) seen :13
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=500 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
// Phase 1: matrix 11 rows 13 cols
[2023-03-19 12:29:15] [INFO ] Computed 5 place invariants in 3 ms
[2023-03-19 12:29:15] [INFO ] After 311ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :0
Fused 1 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 1 ms.
Successfully simplified 1 atomic propositions for a total of 9 simplifications.
[2023-03-19 12:29:15] [INFO ] Flatten gal took : 13 ms
[2023-03-19 12:29:15] [INFO ] Flatten gal took : 4 ms
Transition timeout forces synchronizations/join behavior on parameter c of sort Cli
Domain [Cli(10), Z(2), Z(2)] of place MovetoZ breaks symmetries in sort Z
[2023-03-19 12:29:15] [INFO ] Unfolded HLPN to a Petri net with 174 places and 270 transitions 850 arcs in 12 ms.
[2023-03-19 12:29:15] [INFO ] Unfolded 16 HLPN properties in 1 ms.
[2023-03-19 12:29:15] [INFO ] Reduced 10 identical enabling conditions.
[2023-03-19 12:29:15] [INFO ] Reduced 10 identical enabling conditions.
[2023-03-19 12:29:15] [INFO ] Reduced 10 identical enabling conditions.
[2023-03-19 12:29:15] [INFO ] Reduced 10 identical enabling conditions.
[2023-03-19 12:29:15] [INFO ] Reduced 10 identical enabling conditions.
[2023-03-19 12:29:15] [INFO ] Reduced 10 identical enabling conditions.
[2023-03-19 12:29:15] [INFO ] Reduced 10 identical enabling conditions.
[2023-03-19 12:29:15] [INFO ] Reduced 10 identical enabling conditions.
Ensure Unique test removed 40 transitions
Reduce redundant transitions removed 40 transitions.
Support contains 174 out of 174 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 174/174 places, 230/230 transitions.
Applied a total of 0 rules in 6 ms. Remains 174 /174 variables (removed 0) and now considering 230/230 (removed 0) transitions.
// Phase 1: matrix 230 rows 174 cols
[2023-03-19 12:29:15] [INFO ] Computed 23 place invariants in 11 ms
[2023-03-19 12:29:15] [INFO ] Implicit Places using invariants in 99 ms returned []
[2023-03-19 12:29:15] [INFO ] Invariant cache hit.
[2023-03-19 12:29:15] [INFO ] Implicit Places using invariants and state equation in 124 ms returned []
Implicit Place search using SMT with State Equation took 227 ms to find 0 implicit places.
[2023-03-19 12:29:15] [INFO ] Invariant cache hit.
[2023-03-19 12:29:16] [INFO ] Dead Transitions using invariants and state equation in 142 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 376 ms. Remains : 174/174 places, 230/230 transitions.
Support contains 174 out of 174 places after structural reductions.
[2023-03-19 12:29:16] [INFO ] Flatten gal took : 27 ms
[2023-03-19 12:29:16] [INFO ] Flatten gal took : 34 ms
[2023-03-19 12:29:16] [INFO ] Input system was already deterministic with 230 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 228 ms. (steps per millisecond=43 ) properties (out of 26) seen :25
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 104 ms. (steps per millisecond=96 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
[2023-03-19 12:29:16] [INFO ] Invariant cache hit.
[2023-03-19 12:29:16] [INFO ] After 38ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :0
Fused 1 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 0 ms.
Successfully simplified 1 atomic propositions for a total of 16 simplifications.
[2023-03-19 12:29:16] [INFO ] Flatten gal took : 17 ms
[2023-03-19 12:29:17] [INFO ] Flatten gal took : 25 ms
[2023-03-19 12:29:17] [INFO ] Input system was already deterministic with 230 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 174/174 places, 230/230 transitions.
Applied a total of 0 rules in 4 ms. Remains 174 /174 variables (removed 0) and now considering 230/230 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 174/174 places, 230/230 transitions.
[2023-03-19 12:29:17] [INFO ] Flatten gal took : 11 ms
[2023-03-19 12:29:17] [INFO ] Flatten gal took : 10 ms
[2023-03-19 12:29:17] [INFO ] Input system was already deterministic with 230 transitions.
Starting structural reductions in LTL mode, iteration 0 : 174/174 places, 230/230 transitions.
Discarding 20 places :
Symmetric choice reduction at 0 with 20 rule applications. Total rules 20 place count 154 transition count 210
Iterating global reduction 0 with 20 rules applied. Total rules applied 40 place count 154 transition count 210
Applied a total of 40 rules in 12 ms. Remains 154 /174 variables (removed 20) and now considering 210/230 (removed 20) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 12 ms. Remains : 154/174 places, 210/230 transitions.
[2023-03-19 12:29:17] [INFO ] Flatten gal took : 9 ms
[2023-03-19 12:29:17] [INFO ] Flatten gal took : 8 ms
[2023-03-19 12:29:17] [INFO ] Input system was already deterministic with 210 transitions.
Starting structural reductions in LTL mode, iteration 0 : 174/174 places, 230/230 transitions.
Applied a total of 0 rules in 3 ms. Remains 174 /174 variables (removed 0) and now considering 230/230 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 174/174 places, 230/230 transitions.
[2023-03-19 12:29:17] [INFO ] Flatten gal took : 9 ms
[2023-03-19 12:29:17] [INFO ] Flatten gal took : 10 ms
[2023-03-19 12:29:17] [INFO ] Input system was already deterministic with 230 transitions.
Starting structural reductions in LTL mode, iteration 0 : 174/174 places, 230/230 transitions.
Discarding 20 places :
Symmetric choice reduction at 0 with 20 rule applications. Total rules 20 place count 154 transition count 210
Iterating global reduction 0 with 20 rules applied. Total rules applied 40 place count 154 transition count 210
Applied a total of 40 rules in 8 ms. Remains 154 /174 variables (removed 20) and now considering 210/230 (removed 20) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 8 ms. Remains : 154/174 places, 210/230 transitions.
[2023-03-19 12:29:17] [INFO ] Flatten gal took : 8 ms
[2023-03-19 12:29:17] [INFO ] Flatten gal took : 8 ms
[2023-03-19 12:29:17] [INFO ] Input system was already deterministic with 210 transitions.
Starting structural reductions in LTL mode, iteration 0 : 174/174 places, 230/230 transitions.
Applied a total of 0 rules in 3 ms. Remains 174 /174 variables (removed 0) and now considering 230/230 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 174/174 places, 230/230 transitions.
[2023-03-19 12:29:17] [INFO ] Flatten gal took : 9 ms
[2023-03-19 12:29:17] [INFO ] Flatten gal took : 9 ms
[2023-03-19 12:29:17] [INFO ] Input system was already deterministic with 230 transitions.
Starting structural reductions in LTL mode, iteration 0 : 174/174 places, 230/230 transitions.
Discarding 20 places :
Symmetric choice reduction at 0 with 20 rule applications. Total rules 20 place count 154 transition count 210
Iterating global reduction 0 with 20 rules applied. Total rules applied 40 place count 154 transition count 210
Applied a total of 40 rules in 4 ms. Remains 154 /174 variables (removed 20) and now considering 210/230 (removed 20) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 154/174 places, 210/230 transitions.
[2023-03-19 12:29:17] [INFO ] Flatten gal took : 7 ms
[2023-03-19 12:29:17] [INFO ] Flatten gal took : 8 ms
[2023-03-19 12:29:17] [INFO ] Input system was already deterministic with 210 transitions.
Starting structural reductions in LTL mode, iteration 0 : 174/174 places, 230/230 transitions.
Applied a total of 0 rules in 2 ms. Remains 174 /174 variables (removed 0) and now considering 230/230 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 174/174 places, 230/230 transitions.
[2023-03-19 12:29:17] [INFO ] Flatten gal took : 8 ms
[2023-03-19 12:29:17] [INFO ] Flatten gal took : 9 ms
[2023-03-19 12:29:17] [INFO ] Input system was already deterministic with 230 transitions.
Starting structural reductions in LTL mode, iteration 0 : 174/174 places, 230/230 transitions.
Discarding 20 places :
Symmetric choice reduction at 0 with 20 rule applications. Total rules 20 place count 154 transition count 210
Iterating global reduction 0 with 20 rules applied. Total rules applied 40 place count 154 transition count 210
Applied a total of 40 rules in 4 ms. Remains 154 /174 variables (removed 20) and now considering 210/230 (removed 20) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 154/174 places, 210/230 transitions.
[2023-03-19 12:29:17] [INFO ] Flatten gal took : 7 ms
[2023-03-19 12:29:17] [INFO ] Flatten gal took : 8 ms
[2023-03-19 12:29:17] [INFO ] Input system was already deterministic with 210 transitions.
Starting structural reductions in LTL mode, iteration 0 : 174/174 places, 230/230 transitions.
Discarding 20 places :
Symmetric choice reduction at 0 with 20 rule applications. Total rules 20 place count 154 transition count 210
Iterating global reduction 0 with 20 rules applied. Total rules applied 40 place count 154 transition count 210
Applied a total of 40 rules in 2 ms. Remains 154 /174 variables (removed 20) and now considering 210/230 (removed 20) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 154/174 places, 210/230 transitions.
[2023-03-19 12:29:17] [INFO ] Flatten gal took : 7 ms
[2023-03-19 12:29:17] [INFO ] Flatten gal took : 10 ms
[2023-03-19 12:29:17] [INFO ] Input system was already deterministic with 210 transitions.
Starting structural reductions in LTL mode, iteration 0 : 174/174 places, 230/230 transitions.
Applied a total of 0 rules in 2 ms. Remains 174 /174 variables (removed 0) and now considering 230/230 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 174/174 places, 230/230 transitions.
[2023-03-19 12:29:17] [INFO ] Flatten gal took : 7 ms
[2023-03-19 12:29:17] [INFO ] Flatten gal took : 7 ms
[2023-03-19 12:29:17] [INFO ] Input system was already deterministic with 230 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 174/174 places, 230/230 transitions.
Drop transitions removed 40 transitions
Trivial Post-agglo rules discarded 40 transitions
Performed 40 trivial Post agglomeration. Transition count delta: 40
Iterating post reduction 0 with 40 rules applied. Total rules applied 40 place count 174 transition count 190
Reduce places removed 40 places and 0 transitions.
Ensure Unique test removed 20 transitions
Reduce isomorphic transitions removed 20 transitions.
Iterating post reduction 1 with 60 rules applied. Total rules applied 100 place count 134 transition count 170
Performed 20 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 20 Pre rules applied. Total rules applied 100 place count 134 transition count 150
Deduced a syphon composed of 20 places in 0 ms
Reduce places removed 20 places and 0 transitions.
Iterating global reduction 2 with 40 rules applied. Total rules applied 140 place count 114 transition count 150
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 141 place count 113 transition count 130
Iterating global reduction 2 with 1 rules applied. Total rules applied 142 place count 113 transition count 130
Discarding 10 places :
Symmetric choice reduction at 2 with 10 rule applications. Total rules 152 place count 103 transition count 120
Iterating global reduction 2 with 10 rules applied. Total rules applied 162 place count 103 transition count 120
Discarding 10 places :
Symmetric choice reduction at 2 with 10 rule applications. Total rules 172 place count 93 transition count 100
Iterating global reduction 2 with 10 rules applied. Total rules applied 182 place count 93 transition count 100
Discarding 10 places :
Symmetric choice reduction at 2 with 10 rule applications. Total rules 192 place count 83 transition count 90
Iterating global reduction 2 with 10 rules applied. Total rules applied 202 place count 83 transition count 90
Ensure Unique test removed 10 transitions
Reduce isomorphic transitions removed 10 transitions.
Iterating post reduction 2 with 10 rules applied. Total rules applied 212 place count 83 transition count 80
Performed 10 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 10 Pre rules applied. Total rules applied 212 place count 83 transition count 70
Deduced a syphon composed of 10 places in 0 ms
Reduce places removed 10 places and 0 transitions.
Iterating global reduction 3 with 20 rules applied. Total rules applied 232 place count 73 transition count 70
Performed 10 Post agglomeration using F-continuation condition.Transition count delta: 10
Deduced a syphon composed of 10 places in 0 ms
Reduce places removed 10 places and 0 transitions.
Iterating global reduction 3 with 20 rules applied. Total rules applied 252 place count 63 transition count 60
Applied a total of 252 rules in 24 ms. Remains 63 /174 variables (removed 111) and now considering 60/230 (removed 170) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 25 ms. Remains : 63/174 places, 60/230 transitions.
[2023-03-19 12:29:17] [INFO ] Flatten gal took : 2 ms
[2023-03-19 12:29:17] [INFO ] Flatten gal took : 2 ms
[2023-03-19 12:29:17] [INFO ] Input system was already deterministic with 60 transitions.
Starting structural reductions in LTL mode, iteration 0 : 174/174 places, 230/230 transitions.
Discarding 20 places :
Symmetric choice reduction at 0 with 20 rule applications. Total rules 20 place count 154 transition count 210
Iterating global reduction 0 with 20 rules applied. Total rules applied 40 place count 154 transition count 210
Applied a total of 40 rules in 3 ms. Remains 154 /174 variables (removed 20) and now considering 210/230 (removed 20) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 154/174 places, 210/230 transitions.
[2023-03-19 12:29:17] [INFO ] Flatten gal took : 8 ms
[2023-03-19 12:29:17] [INFO ] Flatten gal took : 6 ms
[2023-03-19 12:29:17] [INFO ] Input system was already deterministic with 210 transitions.
Starting structural reductions in LTL mode, iteration 0 : 174/174 places, 230/230 transitions.
Discarding 20 places :
Symmetric choice reduction at 0 with 20 rule applications. Total rules 20 place count 154 transition count 210
Iterating global reduction 0 with 20 rules applied. Total rules applied 40 place count 154 transition count 210
Applied a total of 40 rules in 2 ms. Remains 154 /174 variables (removed 20) and now considering 210/230 (removed 20) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 154/174 places, 210/230 transitions.
[2023-03-19 12:29:17] [INFO ] Flatten gal took : 6 ms
[2023-03-19 12:29:17] [INFO ] Flatten gal took : 6 ms
[2023-03-19 12:29:17] [INFO ] Input system was already deterministic with 210 transitions.
Starting structural reductions in LTL mode, iteration 0 : 174/174 places, 230/230 transitions.
Discarding 20 places :
Symmetric choice reduction at 0 with 20 rule applications. Total rules 20 place count 154 transition count 210
Iterating global reduction 0 with 20 rules applied. Total rules applied 40 place count 154 transition count 210
Applied a total of 40 rules in 2 ms. Remains 154 /174 variables (removed 20) and now considering 210/230 (removed 20) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 154/174 places, 210/230 transitions.
[2023-03-19 12:29:17] [INFO ] Flatten gal took : 5 ms
[2023-03-19 12:29:17] [INFO ] Flatten gal took : 6 ms
[2023-03-19 12:29:17] [INFO ] Input system was already deterministic with 210 transitions.
Starting structural reductions in LTL mode, iteration 0 : 174/174 places, 230/230 transitions.
Discarding 20 places :
Symmetric choice reduction at 0 with 20 rule applications. Total rules 20 place count 154 transition count 210
Iterating global reduction 0 with 20 rules applied. Total rules applied 40 place count 154 transition count 210
Applied a total of 40 rules in 2 ms. Remains 154 /174 variables (removed 20) and now considering 210/230 (removed 20) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 154/174 places, 210/230 transitions.
[2023-03-19 12:29:17] [INFO ] Flatten gal took : 5 ms
[2023-03-19 12:29:17] [INFO ] Flatten gal took : 6 ms
[2023-03-19 12:29:17] [INFO ] Input system was already deterministic with 210 transitions.
Starting structural reductions in LTL mode, iteration 0 : 174/174 places, 230/230 transitions.
Discarding 20 places :
Symmetric choice reduction at 0 with 20 rule applications. Total rules 20 place count 154 transition count 210
Iterating global reduction 0 with 20 rules applied. Total rules applied 40 place count 154 transition count 210
Applied a total of 40 rules in 2 ms. Remains 154 /174 variables (removed 20) and now considering 210/230 (removed 20) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 154/174 places, 210/230 transitions.
[2023-03-19 12:29:17] [INFO ] Flatten gal took : 5 ms
[2023-03-19 12:29:17] [INFO ] Flatten gal took : 6 ms
[2023-03-19 12:29:17] [INFO ] Input system was already deterministic with 210 transitions.
[2023-03-19 12:29:17] [INFO ] Flatten gal took : 15 ms
[2023-03-19 12:29:17] [INFO ] Flatten gal took : 15 ms
[2023-03-19 12:29:17] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 12 ms.
[2023-03-19 12:29:17] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 174 places, 230 transitions and 690 arcs took 1 ms.
Total runtime 3635 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT UtilityControlRoom-COL-Z2T4N10
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/374
CTLFireability

FORMULA UtilityControlRoom-COL-Z2T4N10-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z2T4N10-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z2T4N10-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z2T4N10-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z2T4N10-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z2T4N10-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z2T4N10-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z2T4N10-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z2T4N10-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679229335662

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
++ perl -pe 's/.*\.//g'
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/374/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/374/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/374/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: LAUNCH task # 1 (type EXCL) for 0 UtilityControlRoom-COL-Z2T4N10-CTLFireability-00
lola: time limit : 128 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:746
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/199 5/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-00 899521 m, 179904 m/sec, 2584137 t fired, .

Time elapsed: 7 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/199 9/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-00 1728896 m, 165875 m/sec, 5117568 t fired, .

Time elapsed: 12 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/199 13/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-00 2515032 m, 157227 m/sec, 7605207 t fired, .

Time elapsed: 17 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/199 17/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-00 3269883 m, 150970 m/sec, 10046013 t fired, .

Time elapsed: 22 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/199 20/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-00 4014559 m, 148935 m/sec, 12480406 t fired, .

Time elapsed: 27 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/199 24/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-00 4740008 m, 145089 m/sec, 14888530 t fired, .

Time elapsed: 32 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/199 27/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-00 5446179 m, 141234 m/sec, 17255696 t fired, .

Time elapsed: 37 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/199 31/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-00 6140870 m, 138938 m/sec, 19606798 t fired, .

Time elapsed: 42 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for UtilityControlRoom-COL-Z2T4N10-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 47 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 54 (type EXCL) for 53 UtilityControlRoom-COL-Z2T4N10-CTLFireability-15
lola: time limit : 209 sec
lola: memory limit: 32 pages
lola: FINISHED task # 54 (type EXCL) for UtilityControlRoom-COL-Z2T4N10-CTLFireability-15
lola: result : false
lola: markings : 22905
lola: fired transitions : 69045
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 51 (type EXCL) for 46 UtilityControlRoom-COL-Z2T4N10-CTLFireability-14
lola: time limit : 222 sec
lola: memory limit: 32 pages
lola: FINISHED task # 51 (type EXCL) for UtilityControlRoom-COL-Z2T4N10-CTLFireability-14
lola: result : true
lola: markings : 2093
lola: fired transitions : 2590
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 49 (type EXCL) for 46 UtilityControlRoom-COL-Z2T4N10-CTLFireability-14
lola: time limit : 236 sec
lola: memory limit: 32 pages
lola: FINISHED task # 49 (type EXCL) for UtilityControlRoom-COL-Z2T4N10-CTLFireability-14
lola: result : true
lola: markings : 10
lola: fired transitions : 29
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 44 (type EXCL) for 43 UtilityControlRoom-COL-Z2T4N10-CTLFireability-13
lola: time limit : 253 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 5/253 5/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-13 983465 m, 196693 m/sec, 2574098 t fired, .

Time elapsed: 52 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 10/253 10/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-13 1916927 m, 186692 m/sec, 5087226 t fired, .

Time elapsed: 57 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 15/253 15/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-13 2822129 m, 181040 m/sec, 7536264 t fired, .

Time elapsed: 62 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 20/253 19/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-13 3704133 m, 176400 m/sec, 9937714 t fired, .

Time elapsed: 67 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 25/253 23/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-13 4566687 m, 172510 m/sec, 12306224 t fired, .

Time elapsed: 72 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 30/253 28/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-13 5412929 m, 169248 m/sec, 14656908 t fired, .

Time elapsed: 77 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 35/253 32/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-13 6260409 m, 169496 m/sec, 17005773 t fired, .

Time elapsed: 82 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 44 (type EXCL) for UtilityControlRoom-COL-Z2T4N10-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 87 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 41 (type EXCL) for 40 UtilityControlRoom-COL-Z2T4N10-CTLFireability-12
lola: time limit : 270 sec
lola: memory limit: 32 pages
lola: FINISHED task # 41 (type EXCL) for UtilityControlRoom-COL-Z2T4N10-CTLFireability-12
lola: result : true
lola: markings : 1344
lola: fired transitions : 2266
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 36 (type EXCL) for 33 UtilityControlRoom-COL-Z2T4N10-CTLFireability-11
lola: time limit : 292 sec
lola: memory limit: 32 pages
lola: FINISHED task # 36 (type EXCL) for UtilityControlRoom-COL-Z2T4N10-CTLFireability-11
lola: result : false
lola: markings : 31
lola: fired transitions : 30
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 UtilityControlRoom-COL-Z2T4N10-CTLFireability-09
lola: time limit : 319 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 5/319 2/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-09 347310 m, 69462 m/sec, 510502 t fired, .

Time elapsed: 92 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 10/319 4/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-09 687645 m, 68067 m/sec, 1041001 t fired, .

Time elapsed: 97 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 15/319 6/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-09 1040389 m, 70548 m/sec, 1596383 t fired, .

Time elapsed: 102 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 20/319 8/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-09 1395796 m, 71081 m/sec, 2160106 t fired, .

Time elapsed: 107 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 25/319 9/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-09 1744451 m, 69731 m/sec, 2706064 t fired, .

Time elapsed: 112 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 30/319 11/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-09 2092285 m, 69566 m/sec, 3257302 t fired, .

Time elapsed: 117 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 35/319 13/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-09 2424963 m, 66535 m/sec, 3821000 t fired, .

Time elapsed: 122 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 40/319 15/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-09 2749355 m, 64878 m/sec, 4380992 t fired, .

Time elapsed: 127 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 45/319 16/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-09 3073697 m, 64868 m/sec, 4913933 t fired, .

Time elapsed: 132 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 50/319 18/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-09 3397704 m, 64801 m/sec, 5451035 t fired, .

Time elapsed: 137 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 55/319 20/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-09 3724237 m, 65306 m/sec, 6012501 t fired, .

Time elapsed: 142 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 60/319 21/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-09 4051776 m, 65507 m/sec, 6558836 t fired, .

Time elapsed: 147 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 65/319 23/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-09 4380719 m, 65788 m/sec, 7112559 t fired, .

Time elapsed: 152 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 70/319 24/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-09 4686097 m, 61075 m/sec, 7654316 t fired, .

Time elapsed: 157 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 75/319 26/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-09 5002607 m, 63302 m/sec, 8222910 t fired, .

Time elapsed: 162 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 80/319 28/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-09 5319337 m, 63346 m/sec, 8780764 t fired, .

Time elapsed: 167 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 85/319 29/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-09 5634006 m, 62933 m/sec, 9319024 t fired, .

Time elapsed: 172 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 90/319 31/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-09 5950600 m, 63318 m/sec, 9876339 t fired, .

Time elapsed: 177 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 95/319 32/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-09 6252618 m, 60403 m/sec, 10430967 t fired, .

Time elapsed: 182 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 28 (type EXCL) for UtilityControlRoom-COL-Z2T4N10-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 187 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 25 (type EXCL) for 24 UtilityControlRoom-COL-Z2T4N10-CTLFireability-08
lola: time limit : 341 sec
lola: memory limit: 32 pages
lola: FINISHED task # 25 (type EXCL) for UtilityControlRoom-COL-Z2T4N10-CTLFireability-08
lola: result : false
lola: markings : 458
lola: fired transitions : 851
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 UtilityControlRoom-COL-Z2T4N10-CTLFireability-07
lola: time limit : 379 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for UtilityControlRoom-COL-Z2T4N10-CTLFireability-07
lola: result : false
lola: markings : 58
lola: fired transitions : 58
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 UtilityControlRoom-COL-Z2T4N10-CTLFireability-06
lola: time limit : 426 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 5/426 7/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-06 1114292 m, 222858 m/sec, 3423760 t fired, .

Time elapsed: 192 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 10/426 12/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-06 2043433 m, 185828 m/sec, 6809971 t fired, .

Time elapsed: 197 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 15/426 16/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-06 2947313 m, 180776 m/sec, 10185243 t fired, .

Time elapsed: 202 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 20/426 21/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-06 3833066 m, 177150 m/sec, 13534420 t fired, .

Time elapsed: 207 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 25/426 26/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-06 4683093 m, 170005 m/sec, 16894220 t fired, .

Time elapsed: 212 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 30/426 30/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-06 5465868 m, 156555 m/sec, 20337745 t fired, .

Time elapsed: 217 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 19 (type EXCL) for UtilityControlRoom-COL-Z2T4N10-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 222 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 16 (type EXCL) for 15 UtilityControlRoom-COL-Z2T4N10-CTLFireability-05
lola: time limit : 482 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 5/482 7/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-05 1309558 m, 261911 m/sec, 2457629 t fired, .

Time elapsed: 227 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 10/482 13/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-05 2487274 m, 235543 m/sec, 4812811 t fired, .

Time elapsed: 232 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 15/482 19/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-05 3620564 m, 226658 m/sec, 7114953 t fired, .

Time elapsed: 237 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 20/482 24/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-05 4704740 m, 216835 m/sec, 9372397 t fired, .

Time elapsed: 242 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 25/482 29/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-05 5758532 m, 210758 m/sec, 11599674 t fired, .

Time elapsed: 247 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 16 (type EXCL) for UtilityControlRoom-COL-Z2T4N10-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 252 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 13 (type EXCL) for 12 UtilityControlRoom-COL-Z2T4N10-CTLFireability-04
lola: time limit : 558 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for UtilityControlRoom-COL-Z2T4N10-CTLFireability-04
lola: result : false
lola: markings : 456
lola: fired transitions : 485
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 UtilityControlRoom-COL-Z2T4N10-CTLFireability-03
lola: time limit : 669 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for UtilityControlRoom-COL-Z2T4N10-CTLFireability-03
lola: result : false
lola: markings : 72
lola: fired transitions : 84
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 UtilityControlRoom-COL-Z2T4N10-CTLFireability-02
lola: time limit : 837 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for UtilityControlRoom-COL-Z2T4N10-CTLFireability-02
lola: result : true
lola: markings : 1344
lola: fired transitions : 2265
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 UtilityControlRoom-COL-Z2T4N10-CTLFireability-01
lola: time limit : 1116 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for UtilityControlRoom-COL-Z2T4N10-CTLFireability-01
lola: result : false
lola: markings : 32
lola: fired transitions : 31
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 UtilityControlRoom-COL-Z2T4N10-CTLFireability-10
lola: time limit : 1674 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 EG EXCL 5/1674 3/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-10 616952 m, 123390 m/sec, 2932385 t fired, .

Time elapsed: 257 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 EG EXCL 10/1674 5/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-10 1220003 m, 120610 m/sec, 5728495 t fired, .

Time elapsed: 262 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 EG EXCL 15/1674 7/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-10 1795448 m, 115089 m/sec, 8467414 t fired, .

Time elapsed: 267 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 EG EXCL 20/1674 9/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-10 2370514 m, 115013 m/sec, 11175642 t fired, .

Time elapsed: 272 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 EG EXCL 25/1674 11/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-10 2929791 m, 111855 m/sec, 13856642 t fired, .

Time elapsed: 277 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 EG EXCL 30/1674 13/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-10 3487227 m, 111487 m/sec, 16491784 t fired, .

Time elapsed: 282 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 EG EXCL 35/1674 15/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-10 4040083 m, 110571 m/sec, 19102257 t fired, .

Time elapsed: 287 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 EG EXCL 40/1674 17/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-10 4601598 m, 112303 m/sec, 21765944 t fired, .

Time elapsed: 292 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 EG EXCL 45/1674 19/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-10 5165247 m, 112729 m/sec, 24439004 t fired, .

Time elapsed: 297 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 EG EXCL 50/1674 21/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-10 5713916 m, 109733 m/sec, 27066059 t fired, .

Time elapsed: 302 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 EG EXCL 55/1674 23/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-10 6258671 m, 108951 m/sec, 29662172 t fired, .

Time elapsed: 307 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 EG EXCL 60/1674 25/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-10 6803252 m, 108916 m/sec, 32262742 t fired, .

Time elapsed: 312 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 EG EXCL 65/1674 27/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-10 7347182 m, 108786 m/sec, 34853069 t fired, .

Time elapsed: 317 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 EG EXCL 70/1674 28/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-10 7888180 m, 108199 m/sec, 37422373 t fired, .

Time elapsed: 322 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 EG EXCL 75/1674 30/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-10 8422589 m, 106881 m/sec, 39971449 t fired, .

Time elapsed: 327 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 EG EXCL 80/1674 32/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-10 8960307 m, 107543 m/sec, 42563873 t fired, .

Time elapsed: 332 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 31 (type EXCL) for UtilityControlRoom-COL-Z2T4N10-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 337 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 56 (type EXCL) for 33 UtilityControlRoom-COL-Z2T4N10-CTLFireability-11
lola: time limit : 3263 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 0 1 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EFAGEF EXCL 5/3263 6/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-11 1318834 m, 263766 m/sec, 3286687 t fired, .

Time elapsed: 342 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 0 1 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EFAGEF EXCL 10/3263 11/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-11 2415944 m, 219422 m/sec, 6124912 t fired, .

Time elapsed: 347 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 0 1 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EFAGEF EXCL 15/3263 15/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-11 3426267 m, 202064 m/sec, 8845943 t fired, .

Time elapsed: 352 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 0 1 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EFAGEF EXCL 20/3263 19/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-11 4408284 m, 196403 m/sec, 11524309 t fired, .

Time elapsed: 357 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 0 1 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EFAGEF EXCL 25/3263 23/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-11 5372471 m, 192837 m/sec, 14159527 t fired, .

Time elapsed: 362 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 0 1 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EFAGEF EXCL 30/3263 27/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-11 6296979 m, 184901 m/sec, 16747493 t fired, .

Time elapsed: 367 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 0 1 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
56 EFAGEF EXCL 35/3263 31/32 UtilityControlRoom-COL-Z2T4N10-CTLFireability-11 7209498 m, 182503 m/sec, 19308312 t fired, .

Time elapsed: 372 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 56 (type EXCL) for UtilityControlRoom-COL-Z2T4N10-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 377 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLFireability-00: CTL unknown AGGR
UtilityControlRoom-COL-Z2T4N10-CTLFireability-01: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-03: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-05: CTL unknown AGGR
UtilityControlRoom-COL-Z2T4N10-CTLFireability-06: CTL unknown AGGR
UtilityControlRoom-COL-Z2T4N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-09: CTL unknown AGGR
UtilityControlRoom-COL-Z2T4N10-CTLFireability-10: EG unknown AGGR
UtilityControlRoom-COL-Z2T4N10-CTLFireability-11: DISJ unknown DISJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-12: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLFireability-13: CTL unknown AGGR
UtilityControlRoom-COL-Z2T4N10-CTLFireability-14: CONJ true CONJ
UtilityControlRoom-COL-Z2T4N10-CTLFireability-15: CTL false CTL model checker


Time elapsed: 377 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="UtilityControlRoom-COL-Z2T4N10"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is UtilityControlRoom-COL-Z2T4N10, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r487-tall-167912703901018"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/UtilityControlRoom-COL-Z2T4N10.tgz
mv UtilityControlRoom-COL-Z2T4N10 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;