Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r487-tall-167912703901017.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..........................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is UtilityControlRoom-COL-Z2T4N10, examination is CTLCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r487-tall-167912703901017
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 440K
-rw-r--r-- 1 mcc users 6.9K Feb 26 14:46 CTLCardinality.txt
-rw-r--r-- 1 mcc users 62K Feb 26 14:46 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.1K Feb 26 14:44 CTLFireability.txt
-rw-r--r-- 1 mcc users 37K Feb 26 14:44 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K Feb 25 17:25 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 17:25 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.9K Feb 25 17:25 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 17:25 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Feb 26 14:53 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 111K Feb 26 14:53 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 26 14:51 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 76K Feb 26 14:51 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Feb 25 17:25 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Feb 25 17:25 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_pt
-rw-r--r-- 1 mcc users 8 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 29K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00
FORMULA_NAME UtilityControlRoom-COL-Z2T4N10-CTLCardinality-01
FORMULA_NAME UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02
FORMULA_NAME UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03
FORMULA_NAME UtilityControlRoom-COL-Z2T4N10-CTLCardinality-04
FORMULA_NAME UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05
FORMULA_NAME UtilityControlRoom-COL-Z2T4N10-CTLCardinality-06
FORMULA_NAME UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07
FORMULA_NAME UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08
FORMULA_NAME UtilityControlRoom-COL-Z2T4N10-CTLCardinality-09
FORMULA_NAME UtilityControlRoom-COL-Z2T4N10-CTLCardinality-10
FORMULA_NAME UtilityControlRoom-COL-Z2T4N10-CTLCardinality-11
FORMULA_NAME UtilityControlRoom-COL-Z2T4N10-CTLCardinality-12
FORMULA_NAME UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13
FORMULA_NAME UtilityControlRoom-COL-Z2T4N10-CTLCardinality-14
FORMULA_NAME UtilityControlRoom-COL-Z2T4N10-CTLCardinality-15

=== Now, execution of the tool begins

BK_START 1679228945866

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=UtilityControlRoom-COL-Z2T4N10
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-19 12:29:07] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLCardinality, -timeout, 360, -rebuildPNML]
[2023-03-19 12:29:07] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-19 12:29:07] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2023-03-19 12:29:07] [WARNING] Using fallBack plugin, rng conformance not checked
[2023-03-19 12:29:07] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 404 ms
[2023-03-19 12:29:07] [INFO ] Imported 13 HL places and 12 HL transitions for a total of 174 PT places and 270.0 transition bindings in 12 ms.
Parsed 16 properties from file /home/mcc/execution/CTLCardinality.xml in 16 ms.
[2023-03-19 12:29:07] [INFO ] Built PT skeleton of HLPN with 13 places and 12 transitions 37 arcs in 3 ms.
[2023-03-19 12:29:07] [INFO ] Skeletonized 16 HLPN properties in 2 ms.
Computed a total of 0 stabilizing places and 0 stable transitions
Remains 16 properties that can be checked using skeleton over-approximation.
Ensure Unique test removed 1 transitions
Reduce redundant transitions removed 1 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Incomplete random walk after 10000 steps, including 2 resets, run finished after 320 ms. (steps per millisecond=31 ) properties (out of 62) seen :15
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=52 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 47) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 47) seen :0
Running SMT prover for 47 properties.
// Phase 1: matrix 11 rows 13 cols
[2023-03-19 12:29:08] [INFO ] Computed 5 place invariants in 5 ms
[2023-03-19 12:29:08] [INFO ] [Real]Absence check using 5 positive place invariants in 2 ms returned sat
[2023-03-19 12:29:08] [INFO ] After 202ms SMT Verify possible using all constraints in real domain returned unsat :15 sat :0 real:32
[2023-03-19 12:29:08] [INFO ] [Nat]Absence check using 5 positive place invariants in 1 ms returned sat
[2023-03-19 12:29:08] [INFO ] After 71ms SMT Verify possible using all constraints in natural domain returned unsat :47 sat :0
Fused 47 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 1 ms.
Successfully simplified 47 atomic propositions for a total of 14 simplifications.
FORMULA UtilityControlRoom-COL-Z2T4N10-CTLCardinality-01 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA UtilityControlRoom-COL-Z2T4N10-CTLCardinality-04 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA UtilityControlRoom-COL-Z2T4N10-CTLCardinality-10 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA UtilityControlRoom-COL-Z2T4N10-CTLCardinality-11 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA UtilityControlRoom-COL-Z2T4N10-CTLCardinality-14 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-19 12:29:08] [INFO ] Initial state reduction rules for CTL removed 4 formulas.
[2023-03-19 12:29:08] [INFO ] Flatten gal took : 12 ms
FORMULA UtilityControlRoom-COL-Z2T4N10-CTLCardinality-15 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA UtilityControlRoom-COL-Z2T4N10-CTLCardinality-12 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA UtilityControlRoom-COL-Z2T4N10-CTLCardinality-09 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA UtilityControlRoom-COL-Z2T4N10-CTLCardinality-06 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-19 12:29:08] [INFO ] Flatten gal took : 2 ms
Transition timeout forces synchronizations/join behavior on parameter c of sort Cli
Domain [Cli(10), Z(2), Z(2)] of place MovetoZ breaks symmetries in sort Z
[2023-03-19 12:29:08] [INFO ] Unfolded HLPN to a Petri net with 174 places and 270 transitions 850 arcs in 14 ms.
[2023-03-19 12:29:08] [INFO ] Unfolded 7 HLPN properties in 1 ms.
Ensure Unique test removed 40 transitions
Reduce redundant transitions removed 40 transitions.
Support contains 154 out of 174 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 174/174 places, 230/230 transitions.
Applied a total of 0 rules in 6 ms. Remains 174 /174 variables (removed 0) and now considering 230/230 (removed 0) transitions.
// Phase 1: matrix 230 rows 174 cols
[2023-03-19 12:29:09] [INFO ] Computed 23 place invariants in 6 ms
[2023-03-19 12:29:09] [INFO ] Implicit Places using invariants in 54 ms returned []
[2023-03-19 12:29:09] [INFO ] Invariant cache hit.
[2023-03-19 12:29:09] [INFO ] Implicit Places using invariants and state equation in 103 ms returned []
Implicit Place search using SMT with State Equation took 159 ms to find 0 implicit places.
[2023-03-19 12:29:09] [INFO ] Invariant cache hit.
[2023-03-19 12:29:09] [INFO ] Dead Transitions using invariants and state equation in 116 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 284 ms. Remains : 174/174 places, 230/230 transitions.
Support contains 154 out of 174 places after structural reductions.
[2023-03-19 12:29:09] [INFO ] Flatten gal took : 21 ms
[2023-03-19 12:29:09] [INFO ] Flatten gal took : 18 ms
[2023-03-19 12:29:09] [INFO ] Input system was already deterministic with 230 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 377 ms. (steps per millisecond=26 ) properties (out of 13) seen :6
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 65 ms. (steps per millisecond=153 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 71 ms. (steps per millisecond=140 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=434 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=476 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 46 ms. (steps per millisecond=217 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=769 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=476 ) properties (out of 7) seen :0
Running SMT prover for 7 properties.
[2023-03-19 12:29:10] [INFO ] Invariant cache hit.
[2023-03-19 12:29:10] [INFO ] [Real]Absence check using 23 positive place invariants in 9 ms returned sat
[2023-03-19 12:29:10] [INFO ] After 84ms SMT Verify possible using all constraints in real domain returned unsat :7 sat :0
Fused 7 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 0 ms.
Successfully simplified 7 atomic propositions for a total of 5 simplifications.
[2023-03-19 12:29:10] [INFO ] Flatten gal took : 15 ms
[2023-03-19 12:29:10] [INFO ] Flatten gal took : 17 ms
[2023-03-19 12:29:10] [INFO ] Input system was already deterministic with 230 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 174/174 places, 230/230 transitions.
Discarding 20 places :
Symmetric choice reduction at 0 with 20 rule applications. Total rules 20 place count 154 transition count 210
Iterating global reduction 0 with 20 rules applied. Total rules applied 40 place count 154 transition count 210
Applied a total of 40 rules in 13 ms. Remains 154 /174 variables (removed 20) and now considering 210/230 (removed 20) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 13 ms. Remains : 154/174 places, 210/230 transitions.
[2023-03-19 12:29:10] [INFO ] Flatten gal took : 10 ms
[2023-03-19 12:29:10] [INFO ] Flatten gal took : 11 ms
[2023-03-19 12:29:10] [INFO ] Input system was already deterministic with 210 transitions.
Starting structural reductions in LTL mode, iteration 0 : 174/174 places, 230/230 transitions.
Discarding 20 places :
Symmetric choice reduction at 0 with 20 rule applications. Total rules 20 place count 154 transition count 210
Iterating global reduction 0 with 20 rules applied. Total rules applied 40 place count 154 transition count 210
Applied a total of 40 rules in 7 ms. Remains 154 /174 variables (removed 20) and now considering 210/230 (removed 20) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 154/174 places, 210/230 transitions.
[2023-03-19 12:29:10] [INFO ] Flatten gal took : 10 ms
[2023-03-19 12:29:10] [INFO ] Flatten gal took : 11 ms
[2023-03-19 12:29:10] [INFO ] Input system was already deterministic with 210 transitions.
Starting structural reductions in LTL mode, iteration 0 : 174/174 places, 230/230 transitions.
Applied a total of 0 rules in 3 ms. Remains 174 /174 variables (removed 0) and now considering 230/230 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 174/174 places, 230/230 transitions.
[2023-03-19 12:29:10] [INFO ] Flatten gal took : 9 ms
[2023-03-19 12:29:10] [INFO ] Flatten gal took : 10 ms
[2023-03-19 12:29:10] [INFO ] Input system was already deterministic with 230 transitions.
Starting structural reductions in LTL mode, iteration 0 : 174/174 places, 230/230 transitions.
Discarding 20 places :
Symmetric choice reduction at 0 with 20 rule applications. Total rules 20 place count 154 transition count 210
Iterating global reduction 0 with 20 rules applied. Total rules applied 40 place count 154 transition count 210
Applied a total of 40 rules in 9 ms. Remains 154 /174 variables (removed 20) and now considering 210/230 (removed 20) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9 ms. Remains : 154/174 places, 210/230 transitions.
[2023-03-19 12:29:10] [INFO ] Flatten gal took : 9 ms
[2023-03-19 12:29:10] [INFO ] Flatten gal took : 10 ms
[2023-03-19 12:29:10] [INFO ] Input system was already deterministic with 210 transitions.
Starting structural reductions in LTL mode, iteration 0 : 174/174 places, 230/230 transitions.
Discarding 20 places :
Symmetric choice reduction at 0 with 20 rule applications. Total rules 20 place count 154 transition count 210
Iterating global reduction 0 with 20 rules applied. Total rules applied 40 place count 154 transition count 210
Applied a total of 40 rules in 4 ms. Remains 154 /174 variables (removed 20) and now considering 210/230 (removed 20) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 154/174 places, 210/230 transitions.
[2023-03-19 12:29:10] [INFO ] Flatten gal took : 8 ms
[2023-03-19 12:29:10] [INFO ] Flatten gal took : 9 ms
[2023-03-19 12:29:10] [INFO ] Input system was already deterministic with 210 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 174/174 places, 230/230 transitions.
Performed 20 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 20 Pre rules applied. Total rules applied 0 place count 174 transition count 210
Deduced a syphon composed of 20 places in 1 ms
Reduce places removed 20 places and 0 transitions.
Iterating global reduction 0 with 40 rules applied. Total rules applied 40 place count 154 transition count 210
Performed 10 Post agglomeration using F-continuation condition.Transition count delta: 10
Deduced a syphon composed of 10 places in 0 ms
Reduce places removed 10 places and 0 transitions.
Iterating global reduction 0 with 20 rules applied. Total rules applied 60 place count 144 transition count 200
Applied a total of 60 rules in 20 ms. Remains 144 /174 variables (removed 30) and now considering 200/230 (removed 30) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 20 ms. Remains : 144/174 places, 200/230 transitions.
[2023-03-19 12:29:10] [INFO ] Flatten gal took : 8 ms
[2023-03-19 12:29:10] [INFO ] Flatten gal took : 8 ms
[2023-03-19 12:29:10] [INFO ] Input system was already deterministic with 200 transitions.
Starting structural reductions in LTL mode, iteration 0 : 174/174 places, 230/230 transitions.
Discarding 20 places :
Symmetric choice reduction at 0 with 20 rule applications. Total rules 20 place count 154 transition count 210
Iterating global reduction 0 with 20 rules applied. Total rules applied 40 place count 154 transition count 210
Applied a total of 40 rules in 5 ms. Remains 154 /174 variables (removed 20) and now considering 210/230 (removed 20) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 154/174 places, 210/230 transitions.
[2023-03-19 12:29:10] [INFO ] Flatten gal took : 7 ms
[2023-03-19 12:29:10] [INFO ] Flatten gal took : 7 ms
[2023-03-19 12:29:10] [INFO ] Input system was already deterministic with 210 transitions.
[2023-03-19 12:29:10] [INFO ] Flatten gal took : 8 ms
[2023-03-19 12:29:10] [INFO ] Flatten gal took : 7 ms
[2023-03-19 12:29:10] [INFO ] Export to MCC of 7 properties in file /home/mcc/execution/CTLCardinality.sr.xml took 2 ms.
[2023-03-19 12:29:10] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 174 places, 230 transitions and 690 arcs took 2 ms.
Total runtime 3327 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT UtilityControlRoom-COL-Z2T4N10
BK_EXAMINATION: CTLCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/375

FORMULA UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393216 kB
MemFree: 13730800 kB
After kill :
MemTotal: 16393216 kB
MemFree: 16106524 kB

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/375/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/375/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/375/CTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: rewrite Frontend/Parser/formula_rewrite.k:196
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:129
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: LAUNCH INITIAL
lola: LAUNCH task # 13 (type CNST) for 12 UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: NOTDEADLOCKFREE
lola: LAUNCH INITIAL
lola: LAUNCH task # 10 (type CNST) for 9 UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: FINISHED task # 13 (type CNST) for UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07
lola: result : true
lola: FINISHED task # 10 (type CNST) for UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05
lola: result : true
lola: LAUNCH task # 1 (type EXCL) for 0 UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00
lola: time limit : 900 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 1 (type EXCL) for UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13
lola: time limit : 900 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 5/900 6/32 UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13 1177627 m, 235525 m/sec, 2268506 t fired, .

Time elapsed: 5 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 10/900 12/32 UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13 2253312 m, 215137 m/sec, 4565859 t fired, .

Time elapsed: 10 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 15/900 17/32 UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13 3302591 m, 209855 m/sec, 6896025 t fired, .

Time elapsed: 15 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 20/900 22/32 UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13 4283262 m, 196134 m/sec, 9195440 t fired, .

Time elapsed: 20 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 25/900 27/32 UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13 5234645 m, 190276 m/sec, 11464863 t fired, .

Time elapsed: 25 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 30/900 31/32 UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13 6158095 m, 184690 m/sec, 13710997 t fired, .

Time elapsed: 30 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 7
lola: CANCELED task # 19 (type EXCL) for UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 7
lola: LAUNCH task # 7 (type EXCL) for 6 UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03
lola: time limit : 1188 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/1188 4/32 UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03 762638 m, 152527 m/sec, 1378796 t fired, .

Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/1188 8/32 UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03 1447632 m, 136998 m/sec, 2756046 t fired, .

Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/1188 11/32 UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03 2096496 m, 129772 m/sec, 4144735 t fired, .

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/1188 14/32 UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03 2737935 m, 128287 m/sec, 5556894 t fired, .

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 25/1188 17/32 UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03 3358856 m, 124184 m/sec, 6957734 t fired, .

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 30/1188 20/32 UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03 3964024 m, 121033 m/sec, 8351477 t fired, .

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 35/1188 23/32 UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03 4560952 m, 119385 m/sec, 9741267 t fired, .

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 40/1188 25/32 UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03 5148665 m, 117542 m/sec, 11127456 t fired, .

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 45/1188 28/32 UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03 5731079 m, 116482 m/sec, 12513571 t fired, .

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 50/1188 31/32 UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03 6303548 m, 114493 m/sec, 13901059 t fired, .

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 7
lola: CANCELED task # 7 (type EXCL) for UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 7
lola: LAUNCH task # 4 (type EXCL) for 3 UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02
lola: time limit : 1755 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02
lola: result : true
lola: markings : 124
lola: fired transitions : 273
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 21 (type EXCL) for 15 UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08
lola: time limit : 3510 sec
lola: memory limit: 32 pages
lola: FINISHED task # 21 (type EXCL) for UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08
lola: result : true
lola: markings : 29
lola: fired transitions : 29
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 145 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 150 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 155 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 160 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 165 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 170 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 175 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 180 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 185 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 190 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 195 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 200 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 205 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 210 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 215 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 220 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 225 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 230 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 235 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 240 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 245 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 250 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 255 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 260 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 265 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 270 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 275 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 280 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 285 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 290 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 295 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 300 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 305 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 310 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 315 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 320 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 325 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 330 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 335 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 340 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 345 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 350 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 355 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 360 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 365 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 370 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 375 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 380 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 385 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 390 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 395 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 400 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 405 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 410 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 415 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 420 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 425 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 430 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 435 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 440 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 445 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 450 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 455 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 460 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 465 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 470 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 475 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 480 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 485 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 491 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 496 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 501 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 506 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 511 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 516 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 521 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 526 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 531 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 536 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 541 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 546 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 551 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 556 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 561 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 566 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 571 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 576 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 581 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 586 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 591 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 596 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 601 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 606 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 611 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 616 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 621 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 626 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 631 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 636 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 641 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 646 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 651 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 656 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 661 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 666 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 671 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 676 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 681 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 686 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 691 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 696 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 701 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 706 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 711 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 716 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 721 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 726 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 731 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 736 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 741 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 746 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 751 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 756 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 761 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 766 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 771 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 776 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 781 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 786 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 791 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 796 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 801 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 806 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 811 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 816 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 821 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 826 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 831 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 836 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 841 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 846 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 851 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 856 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 861 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 866 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 871 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 876 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 881 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 886 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 891 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 896 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 901 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 906 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 911 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 916 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 921 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 926 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 931 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 936 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 941 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 946 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 951 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 956 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 961 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 966 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 971 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 976 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 981 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 986 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 991 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 996 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1001 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1006 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1011 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1016 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1021 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1026 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1031 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1036 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1041 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1046 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1051 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1056 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1061 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1066 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1071 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1076 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1081 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1086 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1091 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1096 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1101 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1106 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1111 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1116 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1121 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1126 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1131 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1136 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1141 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1146 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1151 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1156 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1161 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1166 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1171 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1176 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1181 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1186 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1191 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1196 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1201 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1206 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1211 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1216 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1221 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1226 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1231 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1236 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1241 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1246 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1251 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1256 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1261 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1266 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1271 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1276 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1281 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1286 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1291 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1296 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1301 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1306 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1311 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1316 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1321 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1326 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1331 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1336 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1341 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1346 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1351 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1356 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1361 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1366 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1371 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1376 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1381 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1386 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1391 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1396 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1401 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1406 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1411 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1416 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1421 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1426 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1431 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1436 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1441 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1446 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1451 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1456 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1461 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1466 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1471 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1476 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1481 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1486 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1491 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1496 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1501 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1506 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1511 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1516 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1521 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1526 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1531 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1536 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1541 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1546 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1551 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1556 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1561 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1566 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1571 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1576 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1581 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1586 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1591 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1596 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1601 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1606 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1611 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1616 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1621 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1626 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1631 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1636 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1641 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1646 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1651 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1656 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1661 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1666 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1671 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1676 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1681 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1686 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1691 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1696 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1701 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1706 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1711 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1716 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1721 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1726 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1731 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1736 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1741 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1746 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1751 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1756 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1761 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1766 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1771 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1776 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1781 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1786 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1791 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1796 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1801 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1806 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1811 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1816 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1821 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1826 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1831 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1836 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1841 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1846 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1851 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1856 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1861 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1866 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1871 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1876 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1881 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1886 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1891 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1896 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1901 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1906 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1911 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1916 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1921 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1926 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1931 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1936 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1941 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1946 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1951 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1956 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1961 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1966 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1971 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1976 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1981 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1986 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1991 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 1996 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2001 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2006 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2011 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2016 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2021 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2026 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2031 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2036 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2041 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2046 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2051 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2056 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2061 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2066 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2071 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2076 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2081 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2086 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2091 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2096 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2101 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2106 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2111 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2116 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2121 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2126 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2131 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2136 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2141 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2146 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2151 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2156 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2161 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2166 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2171 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2176 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2181 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2186 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2191 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2196 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2201 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2206 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2211 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2216 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2221 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2226 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2231 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2236 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2241 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2246 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2251 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2256 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2261 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2266 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2271 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2276 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2281 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2286 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2291 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2296 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2301 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2306 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2311 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2316 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2321 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2326 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2331 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2336 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2341 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2346 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2351 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2356 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2361 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2366 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2371 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2376 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2381 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2386 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2391 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2396 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2401 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2406 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2411 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2416 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2421 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2426 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2431 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2436 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2441 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2446 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2451 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2456 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2461 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2466 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2471 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2476 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2481 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2486 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2491 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2496 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2501 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2506 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2511 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2516 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2521 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2526 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2531 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2536 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2541 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2546 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2551 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2556 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2561 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2566 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2571 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2576 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2581 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2586 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2591 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2596 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2601 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2606 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2611 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2616 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2621 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2626 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2631 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2636 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2641 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2646 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2651 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2656 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2661 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2666 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2671 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2676 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2681 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2686 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2691 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2696 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2701 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2706 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2711 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2716 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2721 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2726 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2731 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2736 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2741 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2746 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2751 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2756 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2761 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2766 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2771 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2776 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2781 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2786 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2791 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2796 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2801 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2806 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2811 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2816 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2821 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2826 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2831 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2836 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2841 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2846 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2851 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2856 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2861 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2866 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2871 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2876 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2881 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2886 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2891 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2896 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2901 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2906 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2911 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2916 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2921 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2926 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2931 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2936 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2941 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2946 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2951 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2956 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2961 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2966 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2971 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2976 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2981 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2986 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2991 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 2996 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3001 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3006 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3011 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3016 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3021 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3026 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3031 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3036 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3041 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3046 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3051 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3056 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3061 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3066 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3071 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3076 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3081 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3086 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3091 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3096 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3101 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3106 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3111 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3116 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3121 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3126 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3131 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3136 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3141 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3146 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3151 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3156 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3161 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3166 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3171 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3176 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3181 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3186 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3191 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3196 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3201 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3206 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3211 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3216 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3221 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3226 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3231 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3236 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3241 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3246 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3251 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3256 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3261 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3266 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3271 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3276 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3281 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3286 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3291 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3296 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3301 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3306 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3311 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3316 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3321 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3326 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3331 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3336 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3341 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3346 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3351 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3356 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3361 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3366 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3371 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3376 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3381 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3386 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3391 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3396 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3401 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3406 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3411 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3416 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3421 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3426 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3431 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3436 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3441 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3446 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3451 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3456 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3461 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3466 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3471 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3476 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3481 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3486 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3491 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3496 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3501 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3506 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3511 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3516 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3521 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3526 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3531 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3536 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3541 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3546 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3551 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3556 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3561 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3566 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3571 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3576 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3581 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3586 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 3591 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 7
lola: caught signal Terminated - aborting LoLA

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-03: CTL unknown AGGR
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-05: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-07: INITIAL true preprocessing
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-08: F false state space / EG
UtilityControlRoom-COL-Z2T4N10-CTLCardinality-13: CTL unknown AGGR


Time elapsed: 3594 secs. Pages in use: 32