Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r487-tall-167912703801010.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is UtilityControlRoom-COL-Z2T4N08, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r487-tall-167912703801010
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 508K
-rw-r--r-- 1 mcc users 8.3K Feb 26 14:36 CTLCardinality.txt
-rw-r--r-- 1 mcc users 78K Feb 26 14:36 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.5K Feb 26 14:34 CTLFireability.txt
-rw-r--r-- 1 mcc users 61K Feb 26 14:34 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.4K Feb 25 17:25 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Feb 25 17:25 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.9K Feb 25 17:25 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Feb 25 17:25 LTLFireability.xml
-rw-r--r-- 1 mcc users 16K Feb 26 14:41 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 136K Feb 26 14:41 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.6K Feb 26 14:39 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 68K Feb 26 14:39 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Feb 25 17:25 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K Feb 25 17:25 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_pt
-rw-r--r-- 1 mcc users 8 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 29K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME UtilityControlRoom-COL-Z2T4N08-CTLFireability-00
FORMULA_NAME UtilityControlRoom-COL-Z2T4N08-CTLFireability-01
FORMULA_NAME UtilityControlRoom-COL-Z2T4N08-CTLFireability-02
FORMULA_NAME UtilityControlRoom-COL-Z2T4N08-CTLFireability-03
FORMULA_NAME UtilityControlRoom-COL-Z2T4N08-CTLFireability-04
FORMULA_NAME UtilityControlRoom-COL-Z2T4N08-CTLFireability-05
FORMULA_NAME UtilityControlRoom-COL-Z2T4N08-CTLFireability-06
FORMULA_NAME UtilityControlRoom-COL-Z2T4N08-CTLFireability-07
FORMULA_NAME UtilityControlRoom-COL-Z2T4N08-CTLFireability-08
FORMULA_NAME UtilityControlRoom-COL-Z2T4N08-CTLFireability-09
FORMULA_NAME UtilityControlRoom-COL-Z2T4N08-CTLFireability-10
FORMULA_NAME UtilityControlRoom-COL-Z2T4N08-CTLFireability-11
FORMULA_NAME UtilityControlRoom-COL-Z2T4N08-CTLFireability-12
FORMULA_NAME UtilityControlRoom-COL-Z2T4N08-CTLFireability-13
FORMULA_NAME UtilityControlRoom-COL-Z2T4N08-CTLFireability-14
FORMULA_NAME UtilityControlRoom-COL-Z2T4N08-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679228684967

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=UtilityControlRoom-COL-Z2T4N08
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-19 12:24:46] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-19 12:24:46] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-19 12:24:46] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2023-03-19 12:24:46] [WARNING] Using fallBack plugin, rng conformance not checked
[2023-03-19 12:24:46] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 511 ms
[2023-03-19 12:24:47] [INFO ] Imported 13 HL places and 12 HL transitions for a total of 140 PT places and 216.0 transition bindings in 83 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 16 ms.
[2023-03-19 12:24:47] [INFO ] Built PT skeleton of HLPN with 13 places and 12 transitions 37 arcs in 4 ms.
[2023-03-19 12:24:47] [INFO ] Skeletonized 16 HLPN properties in 2 ms.
Computed a total of 0 stabilizing places and 0 stable transitions
Remains 8 properties that can be checked using skeleton over-approximation.
Ensure Unique test removed 1 transitions
Reduce redundant transitions removed 1 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Finished random walk after 73 steps, including 0 resets, run visited all 15 properties in 9 ms. (steps per millisecond=8 )
[2023-03-19 12:24:47] [INFO ] Flatten gal took : 13 ms
[2023-03-19 12:24:47] [INFO ] Flatten gal took : 3 ms
Transition timeout forces synchronizations/join behavior on parameter c of sort Cli
Domain [Cli(8), Z(2), Z(2)] of place MovetoZ breaks symmetries in sort Z
[2023-03-19 12:24:47] [INFO ] Unfolded HLPN to a Petri net with 140 places and 216 transitions 680 arcs in 12 ms.
[2023-03-19 12:24:47] [INFO ] Unfolded 16 HLPN properties in 1 ms.
[2023-03-19 12:24:47] [INFO ] Reduced 8 identical enabling conditions.
[2023-03-19 12:24:47] [INFO ] Reduced 8 identical enabling conditions.
[2023-03-19 12:24:47] [INFO ] Reduced 8 identical enabling conditions.
[2023-03-19 12:24:47] [INFO ] Reduced 8 identical enabling conditions.
[2023-03-19 12:24:47] [INFO ] Reduced 8 identical enabling conditions.
[2023-03-19 12:24:47] [INFO ] Reduced 8 identical enabling conditions.
[2023-03-19 12:24:47] [INFO ] Reduced 8 identical enabling conditions.
[2023-03-19 12:24:47] [INFO ] Reduced 8 identical enabling conditions.
[2023-03-19 12:24:47] [INFO ] Reduced 8 identical enabling conditions.
[2023-03-19 12:24:47] [INFO ] Reduced 8 identical enabling conditions.
[2023-03-19 12:24:47] [INFO ] Reduced 8 identical enabling conditions.
[2023-03-19 12:24:47] [INFO ] Reduced 8 identical enabling conditions.
Ensure Unique test removed 32 transitions
Reduce redundant transitions removed 32 transitions.
Support contains 140 out of 140 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Applied a total of 0 rules in 7 ms. Remains 140 /140 variables (removed 0) and now considering 184/184 (removed 0) transitions.
// Phase 1: matrix 184 rows 140 cols
[2023-03-19 12:24:47] [INFO ] Computed 19 place invariants in 17 ms
[2023-03-19 12:24:47] [INFO ] Implicit Places using invariants in 204 ms returned []
[2023-03-19 12:24:47] [INFO ] Invariant cache hit.
[2023-03-19 12:24:47] [INFO ] Implicit Places using invariants and state equation in 105 ms returned []
Implicit Place search using SMT with State Equation took 331 ms to find 0 implicit places.
[2023-03-19 12:24:47] [INFO ] Invariant cache hit.
[2023-03-19 12:24:47] [INFO ] Dead Transitions using invariants and state equation in 128 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 468 ms. Remains : 140/140 places, 184/184 transitions.
Support contains 140 out of 140 places after structural reductions.
[2023-03-19 12:24:47] [INFO ] Flatten gal took : 28 ms
[2023-03-19 12:24:47] [INFO ] Flatten gal took : 42 ms
[2023-03-19 12:24:48] [INFO ] Input system was already deterministic with 184 transitions.
Finished random walk after 2919 steps, including 0 resets, run visited all 40 properties in 56 ms. (steps per millisecond=52 )
[2023-03-19 12:24:48] [INFO ] Flatten gal took : 16 ms
[2023-03-19 12:24:48] [INFO ] Flatten gal took : 23 ms
[2023-03-19 12:24:48] [INFO ] Input system was already deterministic with 184 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 16 place count 124 transition count 168
Iterating global reduction 0 with 16 rules applied. Total rules applied 32 place count 124 transition count 168
Performed 8 Post agglomeration using F-continuation condition.Transition count delta: 8
Deduced a syphon composed of 8 places in 1 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 0 with 16 rules applied. Total rules applied 48 place count 116 transition count 160
Applied a total of 48 rules in 24 ms. Remains 116 /140 variables (removed 24) and now considering 160/184 (removed 24) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 24 ms. Remains : 116/140 places, 160/184 transitions.
[2023-03-19 12:24:48] [INFO ] Flatten gal took : 8 ms
[2023-03-19 12:24:48] [INFO ] Flatten gal took : 8 ms
[2023-03-19 12:24:48] [INFO ] Input system was already deterministic with 160 transitions.
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 16 place count 124 transition count 168
Iterating global reduction 0 with 16 rules applied. Total rules applied 32 place count 124 transition count 168
Applied a total of 32 rules in 7 ms. Remains 124 /140 variables (removed 16) and now considering 168/184 (removed 16) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 124/140 places, 168/184 transitions.
[2023-03-19 12:24:48] [INFO ] Flatten gal took : 7 ms
[2023-03-19 12:24:48] [INFO ] Flatten gal took : 7 ms
[2023-03-19 12:24:48] [INFO ] Input system was already deterministic with 168 transitions.
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 16 place count 124 transition count 168
Iterating global reduction 0 with 16 rules applied. Total rules applied 32 place count 124 transition count 168
Applied a total of 32 rules in 6 ms. Remains 124 /140 variables (removed 16) and now considering 168/184 (removed 16) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 7 ms. Remains : 124/140 places, 168/184 transitions.
[2023-03-19 12:24:48] [INFO ] Flatten gal took : 7 ms
[2023-03-19 12:24:48] [INFO ] Flatten gal took : 8 ms
[2023-03-19 12:24:48] [INFO ] Input system was already deterministic with 168 transitions.
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Applied a total of 0 rules in 1 ms. Remains 140 /140 variables (removed 0) and now considering 184/184 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 140/140 places, 184/184 transitions.
[2023-03-19 12:24:48] [INFO ] Flatten gal took : 8 ms
[2023-03-19 12:24:48] [INFO ] Flatten gal took : 9 ms
[2023-03-19 12:24:48] [INFO ] Input system was already deterministic with 184 transitions.
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 16 place count 124 transition count 168
Iterating global reduction 0 with 16 rules applied. Total rules applied 32 place count 124 transition count 168
Applied a total of 32 rules in 2 ms. Remains 124 /140 variables (removed 16) and now considering 168/184 (removed 16) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 124/140 places, 168/184 transitions.
[2023-03-19 12:24:48] [INFO ] Flatten gal took : 7 ms
[2023-03-19 12:24:48] [INFO ] Flatten gal took : 12 ms
[2023-03-19 12:24:48] [INFO ] Input system was already deterministic with 168 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Applied a total of 0 rules in 4 ms. Remains 140 /140 variables (removed 0) and now considering 184/184 (removed 0) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 5 ms. Remains : 140/140 places, 184/184 transitions.
[2023-03-19 12:24:48] [INFO ] Flatten gal took : 7 ms
[2023-03-19 12:24:48] [INFO ] Flatten gal took : 9 ms
[2023-03-19 12:24:48] [INFO ] Input system was already deterministic with 184 transitions.
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Applied a total of 0 rules in 2 ms. Remains 140 /140 variables (removed 0) and now considering 184/184 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 140/140 places, 184/184 transitions.
[2023-03-19 12:24:48] [INFO ] Flatten gal took : 7 ms
[2023-03-19 12:24:48] [INFO ] Flatten gal took : 8 ms
[2023-03-19 12:24:48] [INFO ] Input system was already deterministic with 184 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Drop transitions removed 32 transitions
Trivial Post-agglo rules discarded 32 transitions
Performed 32 trivial Post agglomeration. Transition count delta: 32
Iterating post reduction 0 with 32 rules applied. Total rules applied 32 place count 140 transition count 152
Reduce places removed 32 places and 0 transitions.
Ensure Unique test removed 16 transitions
Reduce isomorphic transitions removed 16 transitions.
Iterating post reduction 1 with 48 rules applied. Total rules applied 80 place count 108 transition count 136
Performed 16 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 16 Pre rules applied. Total rules applied 80 place count 108 transition count 120
Deduced a syphon composed of 16 places in 1 ms
Reduce places removed 16 places and 0 transitions.
Iterating global reduction 2 with 32 rules applied. Total rules applied 112 place count 92 transition count 120
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 113 place count 91 transition count 104
Iterating global reduction 2 with 1 rules applied. Total rules applied 114 place count 91 transition count 104
Discarding 8 places :
Symmetric choice reduction at 2 with 8 rule applications. Total rules 122 place count 83 transition count 96
Iterating global reduction 2 with 8 rules applied. Total rules applied 130 place count 83 transition count 96
Discarding 8 places :
Symmetric choice reduction at 2 with 8 rule applications. Total rules 138 place count 75 transition count 80
Iterating global reduction 2 with 8 rules applied. Total rules applied 146 place count 75 transition count 80
Discarding 8 places :
Symmetric choice reduction at 2 with 8 rule applications. Total rules 154 place count 67 transition count 72
Iterating global reduction 2 with 8 rules applied. Total rules applied 162 place count 67 transition count 72
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 2 with 8 rules applied. Total rules applied 170 place count 67 transition count 64
Applied a total of 170 rules in 17 ms. Remains 67 /140 variables (removed 73) and now considering 64/184 (removed 120) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 17 ms. Remains : 67/140 places, 64/184 transitions.
[2023-03-19 12:24:48] [INFO ] Flatten gal took : 4 ms
[2023-03-19 12:24:48] [INFO ] Flatten gal took : 2 ms
[2023-03-19 12:24:48] [INFO ] Input system was already deterministic with 64 transitions.
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Applied a total of 0 rules in 2 ms. Remains 140 /140 variables (removed 0) and now considering 184/184 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 140/140 places, 184/184 transitions.
[2023-03-19 12:24:48] [INFO ] Flatten gal took : 6 ms
[2023-03-19 12:24:48] [INFO ] Flatten gal took : 6 ms
[2023-03-19 12:24:48] [INFO ] Input system was already deterministic with 184 transitions.
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Applied a total of 0 rules in 2 ms. Remains 140 /140 variables (removed 0) and now considering 184/184 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 140/140 places, 184/184 transitions.
[2023-03-19 12:24:48] [INFO ] Flatten gal took : 7 ms
[2023-03-19 12:24:48] [INFO ] Flatten gal took : 11 ms
[2023-03-19 12:24:49] [INFO ] Input system was already deterministic with 184 transitions.
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Applied a total of 0 rules in 2 ms. Remains 140 /140 variables (removed 0) and now considering 184/184 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 140/140 places, 184/184 transitions.
[2023-03-19 12:24:49] [INFO ] Flatten gal took : 6 ms
[2023-03-19 12:24:49] [INFO ] Flatten gal took : 6 ms
[2023-03-19 12:24:49] [INFO ] Input system was already deterministic with 184 transitions.
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 16 place count 124 transition count 168
Iterating global reduction 0 with 16 rules applied. Total rules applied 32 place count 124 transition count 168
Applied a total of 32 rules in 2 ms. Remains 124 /140 variables (removed 16) and now considering 168/184 (removed 16) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 124/140 places, 168/184 transitions.
[2023-03-19 12:24:49] [INFO ] Flatten gal took : 6 ms
[2023-03-19 12:24:49] [INFO ] Flatten gal took : 6 ms
[2023-03-19 12:24:49] [INFO ] Input system was already deterministic with 168 transitions.
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Applied a total of 0 rules in 1 ms. Remains 140 /140 variables (removed 0) and now considering 184/184 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 140/140 places, 184/184 transitions.
[2023-03-19 12:24:49] [INFO ] Flatten gal took : 6 ms
[2023-03-19 12:24:49] [INFO ] Flatten gal took : 7 ms
[2023-03-19 12:24:49] [INFO ] Input system was already deterministic with 184 transitions.
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 16 place count 124 transition count 168
Iterating global reduction 0 with 16 rules applied. Total rules applied 32 place count 124 transition count 168
Applied a total of 32 rules in 3 ms. Remains 124 /140 variables (removed 16) and now considering 168/184 (removed 16) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 124/140 places, 168/184 transitions.
[2023-03-19 12:24:49] [INFO ] Flatten gal took : 5 ms
[2023-03-19 12:24:49] [INFO ] Flatten gal took : 6 ms
[2023-03-19 12:24:49] [INFO ] Input system was already deterministic with 168 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 16 place count 124 transition count 168
Iterating global reduction 0 with 16 rules applied. Total rules applied 32 place count 124 transition count 168
Applied a total of 32 rules in 6 ms. Remains 124 /140 variables (removed 16) and now considering 168/184 (removed 16) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 6 ms. Remains : 124/140 places, 168/184 transitions.
[2023-03-19 12:24:49] [INFO ] Flatten gal took : 5 ms
[2023-03-19 12:24:49] [INFO ] Flatten gal took : 6 ms
[2023-03-19 12:24:49] [INFO ] Input system was already deterministic with 168 transitions.
Starting structural reductions in LTL mode, iteration 0 : 140/140 places, 184/184 transitions.
Applied a total of 0 rules in 0 ms. Remains 140 /140 variables (removed 0) and now considering 184/184 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 140/140 places, 184/184 transitions.
[2023-03-19 12:24:49] [INFO ] Flatten gal took : 9 ms
[2023-03-19 12:24:49] [INFO ] Flatten gal took : 7 ms
[2023-03-19 12:24:49] [INFO ] Input system was already deterministic with 184 transitions.
[2023-03-19 12:24:49] [INFO ] Flatten gal took : 19 ms
[2023-03-19 12:24:49] [INFO ] Flatten gal took : 19 ms
[2023-03-19 12:24:49] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 20 ms.
[2023-03-19 12:24:49] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 140 places, 184 transitions and 552 arcs took 1 ms.
Total runtime 3152 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT UtilityControlRoom-COL-Z2T4N08
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/373
CTLFireability

FORMULA UtilityControlRoom-COL-Z2T4N08-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z2T4N08-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z2T4N08-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z2T4N08-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z2T4N08-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z2T4N08-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z2T4N08-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z2T4N08-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z2T4N08-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z2T4N08-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z2T4N08-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679228932487

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/373/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/373/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/373/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: NOTDEADLOCKFREE
lola: LAUNCH task # 80 (type SKEL/SRCH) for 6 UtilityControlRoom-COL-Z2T4N08-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: FINISHED task # 80 (type SKEL/SRCH) for UtilityControlRoom-COL-Z2T4N08-CTLFireability-02
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 81 (type SKEL/SRCH) for 6 UtilityControlRoom-COL-Z2T4N08-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 81 (type SKEL/SRCH) for UtilityControlRoom-COL-Z2T4N08-CTLFireability-02
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: planning for (null) stopped (result already fixed).
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: planning for (null) stopped (result already fixed).
lola: LAUNCH task # 9 (type EXCL) for 6 UtilityControlRoom-COL-Z2T4N08-CTLFireability-02
lola: time limit : 94 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: FINISHED task # 9 (type EXCL) for UtilityControlRoom-COL-Z2T4N08-CTLFireability-02
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 1 (type EXCL) for 0 UtilityControlRoom-COL-Z2T4N08-CTLFireability-00
lola: time limit : 97 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 82 (type SKEL/SRCH) for 6 UtilityControlRoom-COL-Z2T4N08-CTLFireability-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 82 (type SKEL/SRCH) for UtilityControlRoom-COL-Z2T4N08-CTLFireability-02
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: LAUNCH task # 84 (type FNDP) for 49 UtilityControlRoom-COL-Z2T4N08-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 85 (type EQUN) for 49 UtilityControlRoom-COL-Z2T4N08-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 87 (type SRCH) for 49 UtilityControlRoom-COL-Z2T4N08-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 87 (type SRCH) for UtilityControlRoom-COL-Z2T4N08-CTLFireability-07
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: planning for (null) stopped (result already fixed).
lola: FINISHED task # 84 (type FNDP) for UtilityControlRoom-COL-Z2T4N08-CTLFireability-07
lola: result : true
lola: fired transitions : 7
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 85 (type EQUN) for UtilityControlRoom-COL-Z2T4N08-CTLFireability-07 (obsolete)
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 85 (type EQUN) for UtilityControlRoom-COL-Z2T4N08-CTLFireability-07
lola: rewrite Frontend/Parser/formula_rewrite.k:734
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: result : unknown
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N08-CTLFireability-07: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N08-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-02: DISJ 0 1 0 0 9 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/199 5/32 UtilityControlRoom-COL-Z2T4N08-CTLFireability-00 941655 m, 188331 m/sec, 3592672 t fired, .

Time elapsed: 7 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N08-CTLFireability-07: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N08-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-02: DISJ 0 1 0 0 9 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/199 9/32 UtilityControlRoom-COL-Z2T4N08-CTLFireability-00 1736052 m, 158879 m/sec, 7097870 t fired, .

Time elapsed: 12 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N08-CTLFireability-07: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N08-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-02: DISJ 0 1 0 0 9 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/199 12/32 UtilityControlRoom-COL-Z2T4N08-CTLFireability-00 2477003 m, 148190 m/sec, 10543649 t fired, .

Time elapsed: 17 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N08-CTLFireability-07: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N08-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-02: DISJ 0 1 0 0 9 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/199 16/32 UtilityControlRoom-COL-Z2T4N08-CTLFireability-00 3212941 m, 147187 m/sec, 13987014 t fired, .

Time elapsed: 22 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N08-CTLFireability-07: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N08-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-02: DISJ 0 1 0 0 9 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/199 19/32 UtilityControlRoom-COL-Z2T4N08-CTLFireability-00 3902554 m, 137922 m/sec, 17331462 t fired, .

Time elapsed: 27 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N08-CTLFireability-07: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N08-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-02: DISJ 0 1 0 0 9 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/199 22/32 UtilityControlRoom-COL-Z2T4N08-CTLFireability-00 4582144 m, 135918 m/sec, 20656481 t fired, .

Time elapsed: 32 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N08-CTLFireability-07: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N08-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-02: DISJ 0 1 0 0 9 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/199 25/32 UtilityControlRoom-COL-Z2T4N08-CTLFireability-00 5253104 m, 134192 m/sec, 23967676 t fired, .

Time elapsed: 37 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N08-CTLFireability-07: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N08-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-02: DISJ 0 1 0 0 9 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/199 28/32 UtilityControlRoom-COL-Z2T4N08-CTLFireability-00 5903385 m, 130056 m/sec, 27247831 t fired, .

Time elapsed: 42 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N08-CTLFireability-07: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N08-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-02: DISJ 0 1 0 0 9 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 45/199 31/32 UtilityControlRoom-COL-Z2T4N08-CTLFireability-00 6533444 m, 126011 m/sec, 30479812 t fired, .

Time elapsed: 47 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for UtilityControlRoom-COL-Z2T4N08-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N08-CTLFireability-07: CONJ false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-02: DISJ 0 1 0 0 9 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 52 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 78 (type EXCL) for 77 UtilityControlRoom-COL-Z2T4N08-CTLFireability-15
lola: time limit : 208 sec
lola: memory limit: 32 pages
lola: FINISHED task # 78 (type EXCL) for UtilityControlRoom-COL-Z2T4N08-CTLFireability-15
lola: result : false
lola: markings : 75
lola: fired transitions : 168
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 72 (type EXCL) for 71 UtilityControlRoom-COL-Z2T4N08-CTLFireability-13
lola: time limit : 221 sec
lola: memory limit: 32 pages
lola: FINISHED task # 72 (type EXCL) for UtilityControlRoom-COL-Z2T4N08-CTLFireability-13
lola: result : false
lola: markings : 413
lola: fired transitions : 523
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 69 (type EXCL) for 68 UtilityControlRoom-COL-Z2T4N08-CTLFireability-12
lola: time limit : 236 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N08-CTLFireability-07: CONJ false findpath
UtilityControlRoom-COL-Z2T4N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-02: DISJ 0 1 0 0 9 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 5/236 6/32 UtilityControlRoom-COL-Z2T4N08-CTLFireability-12 1062457 m, 212491 m/sec, 4347468 t fired, .

Time elapsed: 57 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N08-CTLFireability-07: CONJ false findpath
UtilityControlRoom-COL-Z2T4N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-02: DISJ 0 1 0 0 9 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 10/236 10/32 UtilityControlRoom-COL-Z2T4N08-CTLFireability-12 2053736 m, 198255 m/sec, 8607555 t fired, .

Time elapsed: 62 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N08-CTLFireability-07: CONJ false findpath
UtilityControlRoom-COL-Z2T4N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-02: DISJ 0 1 0 0 9 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 15/236 14/32 UtilityControlRoom-COL-Z2T4N08-CTLFireability-12 2887278 m, 166708 m/sec, 12607055 t fired, .

Time elapsed: 67 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N08-CTLFireability-07: CONJ false findpath
UtilityControlRoom-COL-Z2T4N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-02: DISJ 0 1 0 0 9 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 20/236 18/32 UtilityControlRoom-COL-Z2T4N08-CTLFireability-12 3751918 m, 172928 m/sec, 16739644 t fired, .

Time elapsed: 72 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N08-CTLFireability-07: CONJ false findpath
UtilityControlRoom-COL-Z2T4N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-02: DISJ 0 1 0 0 9 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 25/236 22/32 UtilityControlRoom-COL-Z2T4N08-CTLFireability-12 4533334 m, 156283 m/sec, 20757716 t fired, .

Time elapsed: 77 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N08-CTLFireability-07: CONJ false findpath
UtilityControlRoom-COL-Z2T4N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-02: DISJ 0 1 0 0 9 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 30/236 26/32 UtilityControlRoom-COL-Z2T4N08-CTLFireability-12 5277800 m, 148893 m/sec, 24706392 t fired, .

Time elapsed: 82 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N08-CTLFireability-07: CONJ false findpath
UtilityControlRoom-COL-Z2T4N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-02: DISJ 0 1 0 0 9 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
69 CTL EXCL 35/236 29/32 UtilityControlRoom-COL-Z2T4N08-CTLFireability-12 6054305 m, 155301 m/sec, 28660516 t fired, .

Time elapsed: 87 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 69 (type EXCL) for UtilityControlRoom-COL-Z2T4N08-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N08-CTLFireability-07: CONJ false findpath
UtilityControlRoom-COL-Z2T4N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-02: DISJ 0 1 0 0 9 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 92 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 66 (type EXCL) for 65 UtilityControlRoom-COL-Z2T4N08-CTLFireability-11
lola: time limit : 250 sec
lola: memory limit: 32 pages
lola: FINISHED task # 66 (type EXCL) for UtilityControlRoom-COL-Z2T4N08-CTLFireability-11
lola: result : false
lola: markings : 40987
lola: fired transitions : 53334
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 63 (type EXCL) for 62 UtilityControlRoom-COL-Z2T4N08-CTLFireability-10
lola: time limit : 269 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N08-CTLFireability-07: CONJ false findpath
UtilityControlRoom-COL-Z2T4N08-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-02: DISJ 0 1 0 0 9 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 5/269 6/32 UtilityControlRoom-COL-Z2T4N08-CTLFireability-10 1065243 m, 213048 m/sec, 3225375 t fired, .

Time elapsed: 97 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N08-CTLFireability-07: CONJ false findpath
UtilityControlRoom-COL-Z2T4N08-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-02: DISJ 0 1 0 0 9 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 10/269 10/32 UtilityControlRoom-COL-Z2T4N08-CTLFireability-10 1948155 m, 176582 m/sec, 6236688 t fired, .

Time elapsed: 102 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N08-CTLFireability-07: CONJ false findpath
UtilityControlRoom-COL-Z2T4N08-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-02: DISJ 0 1 0 0 9 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 15/269 14/32 UtilityControlRoom-COL-Z2T4N08-CTLFireability-10 2755821 m, 161533 m/sec, 9130330 t fired, .

Time elapsed: 107 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N08-CTLFireability-07: CONJ false findpath
UtilityControlRoom-COL-Z2T4N08-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-02: DISJ 0 1 0 0 9 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 20/269 17/32 UtilityControlRoom-COL-Z2T4N08-CTLFireability-10 3517598 m, 152355 m/sec, 11946878 t fired, .

Time elapsed: 112 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N08-CTLFireability-07: CONJ false findpath
UtilityControlRoom-COL-Z2T4N08-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-02: DISJ 0 1 0 0 9 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 25/269 21/32 UtilityControlRoom-COL-Z2T4N08-CTLFireability-10 4250673 m, 146615 m/sec, 14729987 t fired, .

Time elapsed: 117 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N08-CTLFireability-07: CONJ false findpath
UtilityControlRoom-COL-Z2T4N08-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-02: DISJ 0 1 0 0 9 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 30/269 24/32 UtilityControlRoom-COL-Z2T4N08-CTLFireability-10 4952391 m, 140343 m/sec, 17448167 t fired, .

Time elapsed: 122 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N08-CTLFireability-07: CONJ false findpath
UtilityControlRoom-COL-Z2T4N08-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-02: DISJ 0 1 0 0 9 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 35/269 27/32 UtilityControlRoom-COL-Z2T4N08-CTLFireability-10 5664389 m, 142399 m/sec, 20246879 t fired, .

Time elapsed: 127 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N08-CTLFireability-07: CONJ false findpath
UtilityControlRoom-COL-Z2T4N08-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-02: DISJ 0 1 0 0 9 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
63 CTL EXCL 40/269 31/32 UtilityControlRoom-COL-Z2T4N08-CTLFireability-10 6352460 m, 137614 m/sec, 22985646 t fired, .

Time elapsed: 132 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 63 (type EXCL) for UtilityControlRoom-COL-Z2T4N08-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N08-CTLFireability-07: CONJ false findpath
UtilityControlRoom-COL-Z2T4N08-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-02: DISJ 0 1 0 0 9 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 137 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 60 (type EXCL) for 59 UtilityControlRoom-COL-Z2T4N08-CTLFireability-09
lola: time limit : 288 sec
lola: memory limit: 32 pages
lola: FINISHED task # 60 (type EXCL) for UtilityControlRoom-COL-Z2T4N08-CTLFireability-09
lola: result : false
lola: markings : 52
lola: fired transitions : 96
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 57 (type EXCL) for 56 UtilityControlRoom-COL-Z2T4N08-CTLFireability-08
lola: time limit : 314 sec
lola: memory limit: 32 pages
lola: FINISHED task # 57 (type EXCL) for UtilityControlRoom-COL-Z2T4N08-CTLFireability-08
lola: result : true
lola: markings : 81
lola: fired transitions : 209
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 47 (type EXCL) for 46 UtilityControlRoom-COL-Z2T4N08-CTLFireability-06
lola: time limit : 346 sec
lola: memory limit: 32 pages
lola: FINISHED task # 47 (type EXCL) for UtilityControlRoom-COL-Z2T4N08-CTLFireability-06
lola: result : false
lola: markings : 8857
lola: fired transitions : 10806
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 41 (type EXCL) for 40 UtilityControlRoom-COL-Z2T4N08-CTLFireability-04
lola: time limit : 384 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-07: CONJ false findpath
UtilityControlRoom-COL-Z2T4N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-02: DISJ 0 1 0 0 9 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 5/384 6/32 UtilityControlRoom-COL-Z2T4N08-CTLFireability-04 1255108 m, 251021 m/sec, 4172136 t fired, .

Time elapsed: 142 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-07: CONJ false findpath
UtilityControlRoom-COL-Z2T4N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-02: DISJ 0 1 0 0 9 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 10/384 12/32 UtilityControlRoom-COL-Z2T4N08-CTLFireability-04 2369619 m, 222902 m/sec, 8231073 t fired, .

Time elapsed: 147 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-07: CONJ false findpath
UtilityControlRoom-COL-Z2T4N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-02: DISJ 0 1 0 0 9 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 15/384 17/32 UtilityControlRoom-COL-Z2T4N08-CTLFireability-04 3444877 m, 215051 m/sec, 12195105 t fired, .

Time elapsed: 152 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-07: CONJ false findpath
UtilityControlRoom-COL-Z2T4N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-02: DISJ 0 1 0 0 9 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 20/384 21/32 UtilityControlRoom-COL-Z2T4N08-CTLFireability-04 4417007 m, 194426 m/sec, 16027355 t fired, .

Time elapsed: 157 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-07: CONJ false findpath
UtilityControlRoom-COL-Z2T4N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-02: DISJ 0 1 0 0 9 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 25/384 25/32 UtilityControlRoom-COL-Z2T4N08-CTLFireability-04 5338670 m, 184332 m/sec, 19747017 t fired, .

Time elapsed: 162 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-07: CONJ false findpath
UtilityControlRoom-COL-Z2T4N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-02: DISJ 0 1 0 0 9 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 30/384 30/32 UtilityControlRoom-COL-Z2T4N08-CTLFireability-04 6347640 m, 201794 m/sec, 23578462 t fired, .

Time elapsed: 167 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 41 (type EXCL) for UtilityControlRoom-COL-Z2T4N08-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-07: CONJ false findpath
UtilityControlRoom-COL-Z2T4N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-02: DISJ 0 1 0 0 9 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-03: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 172 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 38 (type EXCL) for 25 UtilityControlRoom-COL-Z2T4N08-CTLFireability-03
lola: time limit : 428 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-07: CONJ false findpath
UtilityControlRoom-COL-Z2T4N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-02: DISJ 0 1 0 0 9 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-03: DISJ 0 3 1 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 5/428 7/32 UtilityControlRoom-COL-Z2T4N08-CTLFireability-03 1340648 m, 268129 m/sec, 2160306 t fired, .

Time elapsed: 177 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-07: CONJ false findpath
UtilityControlRoom-COL-Z2T4N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-02: DISJ 0 1 0 0 9 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-03: DISJ 0 3 1 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 10/428 13/32 UtilityControlRoom-COL-Z2T4N08-CTLFireability-03 2595592 m, 250988 m/sec, 4342225 t fired, .

Time elapsed: 182 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-07: CONJ false findpath
UtilityControlRoom-COL-Z2T4N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-02: DISJ 0 1 0 0 9 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-03: DISJ 0 3 1 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 15/428 19/32 UtilityControlRoom-COL-Z2T4N08-CTLFireability-03 3803454 m, 241572 m/sec, 6525229 t fired, .

Time elapsed: 187 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-07: CONJ false findpath
UtilityControlRoom-COL-Z2T4N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-02: DISJ 0 1 0 0 9 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-03: DISJ 0 3 1 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 20/428 25/32 UtilityControlRoom-COL-Z2T4N08-CTLFireability-03 4993289 m, 237967 m/sec, 8723864 t fired, .

Time elapsed: 192 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-07: CONJ false findpath
UtilityControlRoom-COL-Z2T4N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-02: DISJ 0 1 0 0 9 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-03: DISJ 0 3 1 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
38 CTL EXCL 25/428 31/32 UtilityControlRoom-COL-Z2T4N08-CTLFireability-03 6174004 m, 236143 m/sec, 10964770 t fired, .

Time elapsed: 197 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 38 (type EXCL) for UtilityControlRoom-COL-Z2T4N08-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-07: CONJ false findpath
UtilityControlRoom-COL-Z2T4N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-02: DISJ 0 1 0 0 9 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-03: DISJ 0 3 0 0 4 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 202 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 28 (type EXCL) for 25 UtilityControlRoom-COL-Z2T4N08-CTLFireability-03
lola: time limit : 485 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for UtilityControlRoom-COL-Z2T4N08-CTLFireability-03
lola: result : false
lola: markings : 164
lola: fired transitions : 207
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 23 (type EXCL) for 6 UtilityControlRoom-COL-Z2T4N08-CTLFireability-02
lola: time limit : 566 sec
lola: memory limit: 32 pages
lola: FINISHED task # 23 (type EXCL) for UtilityControlRoom-COL-Z2T4N08-CTLFireability-02
lola: result : true
lola: markings : 69
lola: fired transitions : 69
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 UtilityControlRoom-COL-Z2T4N08-CTLFireability-01
lola: time limit : 679 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for UtilityControlRoom-COL-Z2T4N08-CTLFireability-01
lola: result : true
lola: markings : 192
lola: fired transitions : 244
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 32 (type EXCL) for 25 UtilityControlRoom-COL-Z2T4N08-CTLFireability-03
lola: time limit : 849 sec
lola: memory limit: 32 pages
lola: FINISHED task # 32 (type EXCL) for UtilityControlRoom-COL-Z2T4N08-CTLFireability-03
lola: result : true
lola: markings : 1
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 36 (type EXCL) for 25 UtilityControlRoom-COL-Z2T4N08-CTLFireability-03
lola: time limit : 1132 sec
lola: memory limit: 32 pages
lola: FINISHED task # 36 (type EXCL) for UtilityControlRoom-COL-Z2T4N08-CTLFireability-03
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 44 (type EXCL) for 43 UtilityControlRoom-COL-Z2T4N08-CTLFireability-05
lola: time limit : 1699 sec
lola: memory limit: 32 pages
lola: FINISHED task # 44 (type EXCL) for UtilityControlRoom-COL-Z2T4N08-CTLFireability-05
lola: result : true
lola: markings : 207
lola: fired transitions : 212
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 75 (type EXCL) for 74 UtilityControlRoom-COL-Z2T4N08-CTLFireability-14
lola: time limit : 3398 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N08-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-02: DISJ true CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-03: DISJ false DISJ
UtilityControlRoom-COL-Z2T4N08-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-07: CONJ false findpath
UtilityControlRoom-COL-Z2T4N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 CTL EXCL 5/3398 6/32 UtilityControlRoom-COL-Z2T4N08-CTLFireability-14 961717 m, 192343 m/sec, 3404707 t fired, .

Time elapsed: 207 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N08-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-02: DISJ true CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-03: DISJ false DISJ
UtilityControlRoom-COL-Z2T4N08-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-07: CONJ false findpath
UtilityControlRoom-COL-Z2T4N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 CTL EXCL 10/3398 10/32 UtilityControlRoom-COL-Z2T4N08-CTLFireability-14 1824247 m, 172506 m/sec, 6622395 t fired, .

Time elapsed: 212 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N08-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-02: DISJ true CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-03: DISJ false DISJ
UtilityControlRoom-COL-Z2T4N08-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-07: CONJ false findpath
UtilityControlRoom-COL-Z2T4N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 CTL EXCL 15/3398 14/32 UtilityControlRoom-COL-Z2T4N08-CTLFireability-14 2670566 m, 169263 m/sec, 9856235 t fired, .

Time elapsed: 217 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N08-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-02: DISJ true CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-03: DISJ false DISJ
UtilityControlRoom-COL-Z2T4N08-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-07: CONJ false findpath
UtilityControlRoom-COL-Z2T4N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 CTL EXCL 20/3398 19/32 UtilityControlRoom-COL-Z2T4N08-CTLFireability-14 3489256 m, 163738 m/sec, 13047518 t fired, .

Time elapsed: 222 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N08-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-02: DISJ true CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-03: DISJ false DISJ
UtilityControlRoom-COL-Z2T4N08-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-07: CONJ false findpath
UtilityControlRoom-COL-Z2T4N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 CTL EXCL 25/3398 23/32 UtilityControlRoom-COL-Z2T4N08-CTLFireability-14 4285513 m, 159251 m/sec, 16193339 t fired, .

Time elapsed: 227 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N08-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-02: DISJ true CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-03: DISJ false DISJ
UtilityControlRoom-COL-Z2T4N08-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-07: CONJ false findpath
UtilityControlRoom-COL-Z2T4N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 CTL EXCL 30/3398 27/32 UtilityControlRoom-COL-Z2T4N08-CTLFireability-14 5061072 m, 155111 m/sec, 19293024 t fired, .

Time elapsed: 232 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N08-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-02: DISJ true CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-03: DISJ false DISJ
UtilityControlRoom-COL-Z2T4N08-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-07: CONJ false findpath
UtilityControlRoom-COL-Z2T4N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-14: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 CTL EXCL 35/3398 31/32 UtilityControlRoom-COL-Z2T4N08-CTLFireability-14 5820641 m, 151913 m/sec, 22359237 t fired, .

Time elapsed: 237 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 75 (type EXCL) for UtilityControlRoom-COL-Z2T4N08-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N08-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-02: DISJ true CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-03: DISJ false DISJ
UtilityControlRoom-COL-Z2T4N08-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-07: CONJ false findpath
UtilityControlRoom-COL-Z2T4N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N08-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N08-CTLFireability-14: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 242 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N08-CTLFireability-00: CTL unknown AGGR
UtilityControlRoom-COL-Z2T4N08-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-02: DISJ true CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-03: DISJ false DISJ
UtilityControlRoom-COL-Z2T4N08-CTLFireability-04: CTL unknown AGGR
UtilityControlRoom-COL-Z2T4N08-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-07: CONJ false findpath
UtilityControlRoom-COL-Z2T4N08-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-10: CTL unknown AGGR
UtilityControlRoom-COL-Z2T4N08-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-12: CTL unknown AGGR
UtilityControlRoom-COL-Z2T4N08-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N08-CTLFireability-14: CTL unknown AGGR
UtilityControlRoom-COL-Z2T4N08-CTLFireability-15: CTL false CTL model checker


Time elapsed: 242 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="UtilityControlRoom-COL-Z2T4N08"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is UtilityControlRoom-COL-Z2T4N08, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r487-tall-167912703801010"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/UtilityControlRoom-COL-Z2T4N08.tgz
mv UtilityControlRoom-COL-Z2T4N08 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;