Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r487-tall-167912703800978.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is UtilityControlRoom-COL-Z2T3N10, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r487-tall-167912703800978
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 488K
-rw-r--r-- 1 mcc users 7.9K Feb 26 14:39 CTLCardinality.txt
-rw-r--r-- 1 mcc users 71K Feb 26 14:39 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.4K Feb 26 14:36 CTLFireability.txt
-rw-r--r-- 1 mcc users 61K Feb 26 14:36 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.1K Feb 25 17:24 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 17:24 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.8K Feb 25 17:24 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 17:24 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Feb 26 14:46 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 102K Feb 26 14:46 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 13K Feb 26 14:44 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 95K Feb 26 14:44 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Feb 25 17:24 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.9K Feb 25 17:24 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_pt
-rw-r--r-- 1 mcc users 8 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 29K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME UtilityControlRoom-COL-Z2T3N10-CTLFireability-00
FORMULA_NAME UtilityControlRoom-COL-Z2T3N10-CTLFireability-01
FORMULA_NAME UtilityControlRoom-COL-Z2T3N10-CTLFireability-02
FORMULA_NAME UtilityControlRoom-COL-Z2T3N10-CTLFireability-03
FORMULA_NAME UtilityControlRoom-COL-Z2T3N10-CTLFireability-04
FORMULA_NAME UtilityControlRoom-COL-Z2T3N10-CTLFireability-05
FORMULA_NAME UtilityControlRoom-COL-Z2T3N10-CTLFireability-06
FORMULA_NAME UtilityControlRoom-COL-Z2T3N10-CTLFireability-07
FORMULA_NAME UtilityControlRoom-COL-Z2T3N10-CTLFireability-08
FORMULA_NAME UtilityControlRoom-COL-Z2T3N10-CTLFireability-09
FORMULA_NAME UtilityControlRoom-COL-Z2T3N10-CTLFireability-10
FORMULA_NAME UtilityControlRoom-COL-Z2T3N10-CTLFireability-11
FORMULA_NAME UtilityControlRoom-COL-Z2T3N10-CTLFireability-12
FORMULA_NAME UtilityControlRoom-COL-Z2T3N10-CTLFireability-13
FORMULA_NAME UtilityControlRoom-COL-Z2T3N10-CTLFireability-14
FORMULA_NAME UtilityControlRoom-COL-Z2T3N10-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679228055908

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=UtilityControlRoom-COL-Z2T3N10
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-19 12:14:17] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-19 12:14:17] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-19 12:14:17] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2023-03-19 12:14:17] [WARNING] Using fallBack plugin, rng conformance not checked
[2023-03-19 12:14:17] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 405 ms
[2023-03-19 12:14:17] [INFO ] Imported 13 HL places and 12 HL transitions for a total of 174 PT places and 270.0 transition bindings in 14 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 14 ms.
[2023-03-19 12:14:17] [INFO ] Built PT skeleton of HLPN with 13 places and 12 transitions 37 arcs in 8 ms.
[2023-03-19 12:14:17] [INFO ] Skeletonized 16 HLPN properties in 4 ms.
Computed a total of 0 stabilizing places and 0 stable transitions
Remains 10 properties that can be checked using skeleton over-approximation.
Ensure Unique test removed 1 transitions
Reduce redundant transitions removed 1 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Finished random walk after 75 steps, including 0 resets, run visited all 25 properties in 11 ms. (steps per millisecond=6 )
[2023-03-19 12:14:18] [INFO ] Flatten gal took : 14 ms
[2023-03-19 12:14:18] [INFO ] Flatten gal took : 3 ms
Transition timeout forces synchronizations/join behavior on parameter c of sort Cli
Domain [Cli(10), Z(2), Z(2)] of place MovetoZ breaks symmetries in sort Z
[2023-03-19 12:14:18] [INFO ] Unfolded HLPN to a Petri net with 174 places and 270 transitions 850 arcs in 14 ms.
[2023-03-19 12:14:18] [INFO ] Unfolded 16 HLPN properties in 7 ms.
[2023-03-19 12:14:18] [INFO ] Reduced 10 identical enabling conditions.
[2023-03-19 12:14:18] [INFO ] Reduced 10 identical enabling conditions.
[2023-03-19 12:14:18] [INFO ] Reduced 10 identical enabling conditions.
[2023-03-19 12:14:18] [INFO ] Reduced 10 identical enabling conditions.
[2023-03-19 12:14:18] [INFO ] Reduced 10 identical enabling conditions.
[2023-03-19 12:14:18] [INFO ] Reduced 10 identical enabling conditions.
[2023-03-19 12:14:18] [INFO ] Reduced 10 identical enabling conditions.
[2023-03-19 12:14:18] [INFO ] Reduced 10 identical enabling conditions.
[2023-03-19 12:14:18] [INFO ] Reduced 10 identical enabling conditions.
[2023-03-19 12:14:18] [INFO ] Reduced 10 identical enabling conditions.
[2023-03-19 12:14:18] [INFO ] Reduced 10 identical enabling conditions.
[2023-03-19 12:14:18] [INFO ] Reduced 10 identical enabling conditions.
[2023-03-19 12:14:18] [INFO ] Reduced 10 identical enabling conditions.
[2023-03-19 12:14:18] [INFO ] Reduced 10 identical enabling conditions.
[2023-03-19 12:14:18] [INFO ] Reduced 10 identical enabling conditions.
Ensure Unique test removed 40 transitions
Reduce redundant transitions removed 40 transitions.
Support contains 174 out of 174 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 174/174 places, 230/230 transitions.
Applied a total of 0 rules in 7 ms. Remains 174 /174 variables (removed 0) and now considering 230/230 (removed 0) transitions.
// Phase 1: matrix 230 rows 174 cols
[2023-03-19 12:14:18] [INFO ] Computed 23 place invariants in 22 ms
[2023-03-19 12:14:18] [INFO ] Implicit Places using invariants in 189 ms returned []
[2023-03-19 12:14:18] [INFO ] Invariant cache hit.
[2023-03-19 12:14:18] [INFO ] Implicit Places using invariants and state equation in 117 ms returned []
Implicit Place search using SMT with State Equation took 328 ms to find 0 implicit places.
[2023-03-19 12:14:18] [INFO ] Invariant cache hit.
[2023-03-19 12:14:18] [INFO ] Dead Transitions using invariants and state equation in 219 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 557 ms. Remains : 174/174 places, 230/230 transitions.
Support contains 174 out of 174 places after structural reductions.
[2023-03-19 12:14:18] [INFO ] Flatten gal took : 39 ms
[2023-03-19 12:14:19] [INFO ] Flatten gal took : 41 ms
[2023-03-19 12:14:19] [INFO ] Input system was already deterministic with 230 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 121 ms. (steps per millisecond=82 ) properties (out of 35) seen :34
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 57 ms. (steps per millisecond=175 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
[2023-03-19 12:14:19] [INFO ] Invariant cache hit.
[2023-03-19 12:14:19] [INFO ] After 32ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :0
Fused 1 Parikh solutions to 0 different solutions.
Parikh walk visited 0 properties in 0 ms.
Successfully simplified 1 atomic propositions for a total of 16 simplifications.
[2023-03-19 12:14:19] [INFO ] Flatten gal took : 29 ms
[2023-03-19 12:14:19] [INFO ] Flatten gal took : 32 ms
[2023-03-19 12:14:20] [INFO ] Input system was already deterministic with 230 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 174/174 places, 230/230 transitions.
Applied a total of 0 rules in 4 ms. Remains 174 /174 variables (removed 0) and now considering 230/230 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 174/174 places, 230/230 transitions.
[2023-03-19 12:14:20] [INFO ] Flatten gal took : 14 ms
[2023-03-19 12:14:20] [INFO ] Flatten gal took : 12 ms
[2023-03-19 12:14:20] [INFO ] Input system was already deterministic with 230 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 174/174 places, 230/230 transitions.
Drop transitions removed 40 transitions
Trivial Post-agglo rules discarded 40 transitions
Performed 40 trivial Post agglomeration. Transition count delta: 40
Iterating post reduction 0 with 40 rules applied. Total rules applied 40 place count 174 transition count 190
Reduce places removed 40 places and 0 transitions.
Ensure Unique test removed 20 transitions
Reduce isomorphic transitions removed 20 transitions.
Iterating post reduction 1 with 60 rules applied. Total rules applied 100 place count 134 transition count 170
Performed 20 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 20 Pre rules applied. Total rules applied 100 place count 134 transition count 150
Deduced a syphon composed of 20 places in 1 ms
Reduce places removed 20 places and 0 transitions.
Iterating global reduction 2 with 40 rules applied. Total rules applied 140 place count 114 transition count 150
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 141 place count 113 transition count 130
Iterating global reduction 2 with 1 rules applied. Total rules applied 142 place count 113 transition count 130
Discarding 10 places :
Symmetric choice reduction at 2 with 10 rule applications. Total rules 152 place count 103 transition count 120
Iterating global reduction 2 with 10 rules applied. Total rules applied 162 place count 103 transition count 120
Discarding 10 places :
Symmetric choice reduction at 2 with 10 rule applications. Total rules 172 place count 93 transition count 100
Iterating global reduction 2 with 10 rules applied. Total rules applied 182 place count 93 transition count 100
Discarding 10 places :
Symmetric choice reduction at 2 with 10 rule applications. Total rules 192 place count 83 transition count 90
Iterating global reduction 2 with 10 rules applied. Total rules applied 202 place count 83 transition count 90
Ensure Unique test removed 10 transitions
Reduce isomorphic transitions removed 10 transitions.
Iterating post reduction 2 with 10 rules applied. Total rules applied 212 place count 83 transition count 80
Performed 10 Post agglomeration using F-continuation condition.Transition count delta: 10
Deduced a syphon composed of 10 places in 0 ms
Ensure Unique test removed 1 places
Reduce places removed 11 places and 0 transitions.
Iterating global reduction 3 with 21 rules applied. Total rules applied 233 place count 72 transition count 70
Applied a total of 233 rules in 39 ms. Remains 72 /174 variables (removed 102) and now considering 70/230 (removed 160) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 39 ms. Remains : 72/174 places, 70/230 transitions.
[2023-03-19 12:14:20] [INFO ] Flatten gal took : 3 ms
[2023-03-19 12:14:20] [INFO ] Flatten gal took : 3 ms
[2023-03-19 12:14:20] [INFO ] Input system was already deterministic with 70 transitions.
Starting structural reductions in LTL mode, iteration 0 : 174/174 places, 230/230 transitions.
Discarding 20 places :
Symmetric choice reduction at 0 with 20 rule applications. Total rules 20 place count 154 transition count 210
Iterating global reduction 0 with 20 rules applied. Total rules applied 40 place count 154 transition count 210
Applied a total of 40 rules in 6 ms. Remains 154 /174 variables (removed 20) and now considering 210/230 (removed 20) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 6 ms. Remains : 154/174 places, 210/230 transitions.
[2023-03-19 12:14:20] [INFO ] Flatten gal took : 9 ms
[2023-03-19 12:14:20] [INFO ] Flatten gal took : 14 ms
[2023-03-19 12:14:20] [INFO ] Input system was already deterministic with 210 transitions.
Starting structural reductions in LTL mode, iteration 0 : 174/174 places, 230/230 transitions.
Discarding 20 places :
Symmetric choice reduction at 0 with 20 rule applications. Total rules 20 place count 154 transition count 210
Iterating global reduction 0 with 20 rules applied. Total rules applied 40 place count 154 transition count 210
Applied a total of 40 rules in 9 ms. Remains 154 /174 variables (removed 20) and now considering 210/230 (removed 20) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9 ms. Remains : 154/174 places, 210/230 transitions.
[2023-03-19 12:14:20] [INFO ] Flatten gal took : 8 ms
[2023-03-19 12:14:20] [INFO ] Flatten gal took : 9 ms
[2023-03-19 12:14:20] [INFO ] Input system was already deterministic with 210 transitions.
Starting structural reductions in LTL mode, iteration 0 : 174/174 places, 230/230 transitions.
Discarding 20 places :
Symmetric choice reduction at 0 with 20 rule applications. Total rules 20 place count 154 transition count 210
Iterating global reduction 0 with 20 rules applied. Total rules applied 40 place count 154 transition count 210
Applied a total of 40 rules in 9 ms. Remains 154 /174 variables (removed 20) and now considering 210/230 (removed 20) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 9 ms. Remains : 154/174 places, 210/230 transitions.
[2023-03-19 12:14:20] [INFO ] Flatten gal took : 19 ms
[2023-03-19 12:14:20] [INFO ] Flatten gal took : 8 ms
[2023-03-19 12:14:20] [INFO ] Input system was already deterministic with 210 transitions.
Starting structural reductions in LTL mode, iteration 0 : 174/174 places, 230/230 transitions.
Discarding 20 places :
Symmetric choice reduction at 0 with 20 rule applications. Total rules 20 place count 154 transition count 210
Iterating global reduction 0 with 20 rules applied. Total rules applied 40 place count 154 transition count 210
Applied a total of 40 rules in 5 ms. Remains 154 /174 variables (removed 20) and now considering 210/230 (removed 20) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 5 ms. Remains : 154/174 places, 210/230 transitions.
[2023-03-19 12:14:20] [INFO ] Flatten gal took : 10 ms
[2023-03-19 12:14:20] [INFO ] Flatten gal took : 17 ms
[2023-03-19 12:14:20] [INFO ] Input system was already deterministic with 210 transitions.
Starting structural reductions in LTL mode, iteration 0 : 174/174 places, 230/230 transitions.
Discarding 20 places :
Symmetric choice reduction at 0 with 20 rule applications. Total rules 20 place count 154 transition count 210
Iterating global reduction 0 with 20 rules applied. Total rules applied 40 place count 154 transition count 210
Applied a total of 40 rules in 10 ms. Remains 154 /174 variables (removed 20) and now considering 210/230 (removed 20) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 10 ms. Remains : 154/174 places, 210/230 transitions.
[2023-03-19 12:14:20] [INFO ] Flatten gal took : 8 ms
[2023-03-19 12:14:20] [INFO ] Flatten gal took : 8 ms
[2023-03-19 12:14:20] [INFO ] Input system was already deterministic with 210 transitions.
Starting structural reductions in LTL mode, iteration 0 : 174/174 places, 230/230 transitions.
Applied a total of 0 rules in 1 ms. Remains 174 /174 variables (removed 0) and now considering 230/230 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 174/174 places, 230/230 transitions.
[2023-03-19 12:14:20] [INFO ] Flatten gal took : 9 ms
[2023-03-19 12:14:20] [INFO ] Flatten gal took : 10 ms
[2023-03-19 12:14:20] [INFO ] Input system was already deterministic with 230 transitions.
Starting structural reductions in LTL mode, iteration 0 : 174/174 places, 230/230 transitions.
Applied a total of 0 rules in 1 ms. Remains 174 /174 variables (removed 0) and now considering 230/230 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 174/174 places, 230/230 transitions.
[2023-03-19 12:14:20] [INFO ] Flatten gal took : 12 ms
[2023-03-19 12:14:20] [INFO ] Flatten gal took : 9 ms
[2023-03-19 12:14:20] [INFO ] Input system was already deterministic with 230 transitions.
Starting structural reductions in LTL mode, iteration 0 : 174/174 places, 230/230 transitions.
Applied a total of 0 rules in 4 ms. Remains 174 /174 variables (removed 0) and now considering 230/230 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 4 ms. Remains : 174/174 places, 230/230 transitions.
[2023-03-19 12:14:20] [INFO ] Flatten gal took : 8 ms
[2023-03-19 12:14:20] [INFO ] Flatten gal took : 8 ms
[2023-03-19 12:14:20] [INFO ] Input system was already deterministic with 230 transitions.
Starting structural reductions in LTL mode, iteration 0 : 174/174 places, 230/230 transitions.
Discarding 20 places :
Symmetric choice reduction at 0 with 20 rule applications. Total rules 20 place count 154 transition count 210
Iterating global reduction 0 with 20 rules applied. Total rules applied 40 place count 154 transition count 210
Applied a total of 40 rules in 3 ms. Remains 154 /174 variables (removed 20) and now considering 210/230 (removed 20) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 154/174 places, 210/230 transitions.
[2023-03-19 12:14:20] [INFO ] Flatten gal took : 8 ms
[2023-03-19 12:14:20] [INFO ] Flatten gal took : 7 ms
[2023-03-19 12:14:20] [INFO ] Input system was already deterministic with 210 transitions.
Starting structural reductions in LTL mode, iteration 0 : 174/174 places, 230/230 transitions.
Discarding 20 places :
Symmetric choice reduction at 0 with 20 rule applications. Total rules 20 place count 154 transition count 210
Iterating global reduction 0 with 20 rules applied. Total rules applied 40 place count 154 transition count 210
Applied a total of 40 rules in 2 ms. Remains 154 /174 variables (removed 20) and now considering 210/230 (removed 20) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 13 ms. Remains : 154/174 places, 210/230 transitions.
[2023-03-19 12:14:20] [INFO ] Flatten gal took : 6 ms
[2023-03-19 12:14:20] [INFO ] Flatten gal took : 7 ms
[2023-03-19 12:14:20] [INFO ] Input system was already deterministic with 210 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 174/174 places, 230/230 transitions.
Performed 10 Post agglomeration using F-continuation condition.Transition count delta: 10
Deduced a syphon composed of 10 places in 0 ms
Reduce places removed 10 places and 0 transitions.
Iterating global reduction 0 with 20 rules applied. Total rules applied 20 place count 164 transition count 220
Applied a total of 20 rules in 8 ms. Remains 164 /174 variables (removed 10) and now considering 220/230 (removed 10) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 8 ms. Remains : 164/174 places, 220/230 transitions.
[2023-03-19 12:14:20] [INFO ] Flatten gal took : 7 ms
[2023-03-19 12:14:20] [INFO ] Flatten gal took : 7 ms
[2023-03-19 12:14:20] [INFO ] Input system was already deterministic with 220 transitions.
Starting structural reductions in LTL mode, iteration 0 : 174/174 places, 230/230 transitions.
Applied a total of 0 rules in 1 ms. Remains 174 /174 variables (removed 0) and now considering 230/230 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 174/174 places, 230/230 transitions.
[2023-03-19 12:14:20] [INFO ] Flatten gal took : 17 ms
[2023-03-19 12:14:20] [INFO ] Flatten gal took : 7 ms
[2023-03-19 12:14:20] [INFO ] Input system was already deterministic with 230 transitions.
Starting structural reductions in LTL mode, iteration 0 : 174/174 places, 230/230 transitions.
Discarding 20 places :
Symmetric choice reduction at 0 with 20 rule applications. Total rules 20 place count 154 transition count 210
Iterating global reduction 0 with 20 rules applied. Total rules applied 40 place count 154 transition count 210
Applied a total of 40 rules in 2 ms. Remains 154 /174 variables (removed 20) and now considering 210/230 (removed 20) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 154/174 places, 210/230 transitions.
[2023-03-19 12:14:20] [INFO ] Flatten gal took : 8 ms
[2023-03-19 12:14:20] [INFO ] Flatten gal took : 22 ms
[2023-03-19 12:14:20] [INFO ] Input system was already deterministic with 210 transitions.
Starting structural reductions in LTL mode, iteration 0 : 174/174 places, 230/230 transitions.
Discarding 20 places :
Symmetric choice reduction at 0 with 20 rule applications. Total rules 20 place count 154 transition count 210
Iterating global reduction 0 with 20 rules applied. Total rules applied 40 place count 154 transition count 210
Applied a total of 40 rules in 3 ms. Remains 154 /174 variables (removed 20) and now considering 210/230 (removed 20) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 17 ms. Remains : 154/174 places, 210/230 transitions.
[2023-03-19 12:14:20] [INFO ] Flatten gal took : 7 ms
[2023-03-19 12:14:20] [INFO ] Flatten gal took : 7 ms
[2023-03-19 12:14:20] [INFO ] Input system was already deterministic with 210 transitions.
[2023-03-19 12:14:21] [INFO ] Flatten gal took : 24 ms
[2023-03-19 12:14:21] [INFO ] Flatten gal took : 25 ms
[2023-03-19 12:14:21] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 24 ms.
[2023-03-19 12:14:21] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 174 places, 230 transitions and 690 arcs took 1 ms.
Total runtime 4148 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT UtilityControlRoom-COL-Z2T3N10
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/376
CTLFireability

FORMULA UtilityControlRoom-COL-Z2T3N10-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z2T3N10-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z2T3N10-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z2T3N10-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z2T3N10-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z2T3N10-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z2T3N10-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z2T3N10-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z2T3N10-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z2T3N10-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679228355617

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/376/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/376/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/376/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 77 (type SKEL/FNDP) for 42 UtilityControlRoom-COL-Z2T3N10-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 78 (type SKEL/EQUN) for 42 UtilityControlRoom-COL-Z2T3N10-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 79 (type SKEL/SRCH) for 42 UtilityControlRoom-COL-Z2T3N10-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 80 (type SKEL/SRCH) for 42 UtilityControlRoom-COL-Z2T3N10-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 77 (type SKEL/FNDP) for UtilityControlRoom-COL-Z2T3N10-CTLFireability-10
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 80 (type SKEL/SRCH) for UtilityControlRoom-COL-Z2T3N10-CTLFireability-10
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 78 (type EQUN) for UtilityControlRoom-COL-Z2T3N10-CTLFireability-10 (obsolete)
lola: CANCELED task # 79 (type SRCH) for UtilityControlRoom-COL-Z2T3N10-CTLFireability-10 (obsolete)
lola: LAUNCH task # 82 (type SKEL/FNDP) for 42 UtilityControlRoom-COL-Z2T3N10-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 83 (type SKEL/EQUN) for 42 UtilityControlRoom-COL-Z2T3N10-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 84 (type SKEL/SRCH) for 42 UtilityControlRoom-COL-Z2T3N10-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 85 (type SKEL/SRCH) for 42 UtilityControlRoom-COL-Z2T3N10-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 82 (type SKEL/FNDP) for UtilityControlRoom-COL-Z2T3N10-CTLFireability-10
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 85 (type SKEL/SRCH) for UtilityControlRoom-COL-Z2T3N10-CTLFireability-10
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 83 (type EQUN) for UtilityControlRoom-COL-Z2T3N10-CTLFireability-10 (obsolete)
lola: CANCELED task # 84 (type SRCH) for UtilityControlRoom-COL-Z2T3N10-CTLFireability-10 (obsolete)
lola: FINISHED task # 78 (type SKEL/EQUN) for UtilityControlRoom-COL-Z2T3N10-CTLFireability-10
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 7 (type EXCL) for 6 UtilityControlRoom-COL-Z2T3N10-CTLFireability-02
lola: time limit : 116 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: FINISHED task # 7 (type EXCL) for UtilityControlRoom-COL-Z2T3N10-CTLFireability-02
lola: result : false
lola: markings : 407
lola: fired transitions : 660
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 UtilityControlRoom-COL-Z2T3N10-CTLFireability-04
lola: time limit : 119 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
sara: try reading problem file /home/mcc/execution/376/CTLFireability-83.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 83 (type SKEL/EQUN) for UtilityControlRoom-COL-Z2T3N10-CTLFireability-10
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 91 (type FNDP) for 42 UtilityControlRoom-COL-Z2T3N10-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 92 (type EQUN) for 42 UtilityControlRoom-COL-Z2T3N10-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 94 (type SRCH) for 42 UtilityControlRoom-COL-Z2T3N10-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 94 (type SRCH) for UtilityControlRoom-COL-Z2T3N10-CTLFireability-10
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 91 (type FNDP) for UtilityControlRoom-COL-Z2T3N10-CTLFireability-10 (obsolete)
lola: CANCELED task # 92 (type EQUN) for UtilityControlRoom-COL-Z2T3N10-CTLFireability-10 (obsolete)
lola: FINISHED task # 91 (type FNDP) for UtilityControlRoom-COL-Z2T3N10-CTLFireability-10
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
sara: try reading problem file /home/mcc/execution/376/CTLFireability-92.sara.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
sara: place or transition ordering is non-deterministic
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813

lola: FINISHED task # 92 (type EQUN) for UtilityControlRoom-COL-Z2T3N10-CTLFireability-10
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N10-CTLFireability-02: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-10: CONJ 0 1 0 0 12 0 0 15
UtilityControlRoom-COL-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/199 6/32 UtilityControlRoom-COL-Z2T3N10-CTLFireability-04 1038020 m, 207604 m/sec, 3340221 t fired, .

Time elapsed: 8 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N10-CTLFireability-02: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-10: CONJ 0 1 0 0 12 0 0 15
UtilityControlRoom-COL-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/199 9/32 UtilityControlRoom-COL-Z2T3N10-CTLFireability-04 1717975 m, 135991 m/sec, 6980213 t fired, .

Time elapsed: 13 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N10-CTLFireability-02: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-10: CONJ 0 1 0 0 12 0 0 15
UtilityControlRoom-COL-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 15/199 12/32 UtilityControlRoom-COL-Z2T3N10-CTLFireability-04 2379351 m, 132275 m/sec, 10466628 t fired, .

Time elapsed: 18 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N10-CTLFireability-02: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-10: CONJ 0 1 0 0 12 0 0 15
UtilityControlRoom-COL-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 20/199 16/32 UtilityControlRoom-COL-Z2T3N10-CTLFireability-04 3137071 m, 151544 m/sec, 13993341 t fired, .

Time elapsed: 23 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N10-CTLFireability-02: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-10: CONJ 0 1 0 0 12 0 0 15
UtilityControlRoom-COL-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 25/199 20/32 UtilityControlRoom-COL-Z2T3N10-CTLFireability-04 3953914 m, 163368 m/sec, 17549042 t fired, .

Time elapsed: 28 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N10-CTLFireability-02: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-10: CONJ 0 1 0 0 12 0 0 15
UtilityControlRoom-COL-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 30/199 24/32 UtilityControlRoom-COL-Z2T3N10-CTLFireability-04 4656278 m, 140472 m/sec, 20956171 t fired, .

Time elapsed: 33 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N10-CTLFireability-02: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-10: CONJ 0 1 0 0 12 0 0 15
UtilityControlRoom-COL-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 35/199 27/32 UtilityControlRoom-COL-Z2T3N10-CTLFireability-04 5354451 m, 139634 m/sec, 24322914 t fired, .

Time elapsed: 38 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N10-CTLFireability-02: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-10: CONJ 0 1 0 0 12 0 0 15
UtilityControlRoom-COL-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 40/199 30/32 UtilityControlRoom-COL-Z2T3N10-CTLFireability-04 6024980 m, 134105 m/sec, 27662374 t fired, .

Time elapsed: 43 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 13 (type EXCL) for UtilityControlRoom-COL-Z2T3N10-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N10-CTLFireability-02: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-10: CONJ 0 1 0 0 12 0 0 15
UtilityControlRoom-COL-Z2T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 48 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 74 (type EXCL) for 73 UtilityControlRoom-COL-Z2T3N10-CTLFireability-15
lola: time limit : 208 sec
lola: memory limit: 32 pages
lola: FINISHED task # 74 (type EXCL) for UtilityControlRoom-COL-Z2T3N10-CTLFireability-15
lola: result : false
lola: markings : 228879
lola: fired transitions : 309873
lola: time used : 0.000000
lola: memory pages used : 2
lola: LAUNCH task # 71 (type EXCL) for 70 UtilityControlRoom-COL-Z2T3N10-CTLFireability-14
lola: time limit : 222 sec
lola: memory limit: 32 pages
lola: FINISHED task # 71 (type EXCL) for UtilityControlRoom-COL-Z2T3N10-CTLFireability-14
lola: result : true
lola: markings : 54803
lola: fired transitions : 122505
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 68 (type EXCL) for 67 UtilityControlRoom-COL-Z2T3N10-CTLFireability-13
lola: time limit : 236 sec
lola: memory limit: 32 pages
lola: FINISHED task # 68 (type EXCL) for UtilityControlRoom-COL-Z2T3N10-CTLFireability-13
lola: result : false
lola: markings : 9
lola: fired transitions : 8
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 62 (type EXCL) for 61 UtilityControlRoom-COL-Z2T3N10-CTLFireability-11
lola: time limit : 253 sec
lola: memory limit: 32 pages
lola: FINISHED task # 62 (type EXCL) for UtilityControlRoom-COL-Z2T3N10-CTLFireability-11
lola: result : true
lola: markings : 58
lola: fired transitions : 120
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 45 (type EXCL) for 42 UtilityControlRoom-COL-Z2T3N10-CTLFireability-10
lola: time limit : 273 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-10: CONJ 0 0 1 0 12 0 0 15
UtilityControlRoom-COL-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 4/273 5/32 UtilityControlRoom-COL-Z2T3N10-CTLFireability-10 885254 m, 177050 m/sec, 2621600 t fired, .

Time elapsed: 53 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-10: CONJ 0 0 1 0 12 0 0 15
UtilityControlRoom-COL-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 9/273 10/32 UtilityControlRoom-COL-Z2T3N10-CTLFireability-10 1807602 m, 184469 m/sec, 5905368 t fired, .

Time elapsed: 58 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-10: CONJ 0 0 1 0 12 0 0 15
UtilityControlRoom-COL-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 14/273 15/32 UtilityControlRoom-COL-Z2T3N10-CTLFireability-10 2646266 m, 167732 m/sec, 9148764 t fired, .

Time elapsed: 63 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-10: CONJ 0 0 1 0 12 0 0 15
UtilityControlRoom-COL-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 19/273 20/32 UtilityControlRoom-COL-Z2T3N10-CTLFireability-10 3535654 m, 177877 m/sec, 12365505 t fired, .

Time elapsed: 68 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-10: CONJ 0 0 1 0 12 0 0 15
UtilityControlRoom-COL-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 24/273 24/32 UtilityControlRoom-COL-Z2T3N10-CTLFireability-10 4358167 m, 164502 m/sec, 15581292 t fired, .

Time elapsed: 73 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-10: CONJ 0 0 1 0 12 0 0 15
UtilityControlRoom-COL-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 29/273 28/32 UtilityControlRoom-COL-Z2T3N10-CTLFireability-10 5132413 m, 154849 m/sec, 18793357 t fired, .

Time elapsed: 78 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-10: CONJ 0 0 1 0 12 0 0 15
UtilityControlRoom-COL-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 34/273 32/32 UtilityControlRoom-COL-Z2T3N10-CTLFireability-10 5827971 m, 139111 m/sec, 22200962 t fired, .

Time elapsed: 83 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 45 (type EXCL) for UtilityControlRoom-COL-Z2T3N10-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-09: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-10: CONJ 0 0 0 0 12 0 1 15
UtilityControlRoom-COL-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 88 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 40 (type EXCL) for 35 UtilityControlRoom-COL-Z2T3N10-CTLFireability-09
lola: time limit : 292 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-09: DISJ 0 1 1 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-10: CONJ 0 0 0 0 12 0 1 15
UtilityControlRoom-COL-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 5/292 8/32 UtilityControlRoom-COL-Z2T3N10-CTLFireability-09 1241663 m, 248332 m/sec, 2598226 t fired, .

Time elapsed: 93 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-09: DISJ 0 1 1 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-10: CONJ 0 0 0 0 12 0 1 15
UtilityControlRoom-COL-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 10/292 14/32 UtilityControlRoom-COL-Z2T3N10-CTLFireability-09 2367245 m, 225116 m/sec, 5041237 t fired, .

Time elapsed: 98 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-09: DISJ 0 1 1 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-10: CONJ 0 0 0 0 12 0 1 15
UtilityControlRoom-COL-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 15/292 20/32 UtilityControlRoom-COL-Z2T3N10-CTLFireability-09 3439077 m, 214366 m/sec, 7423645 t fired, .

Time elapsed: 103 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-09: DISJ 0 1 1 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-10: CONJ 0 0 0 0 12 0 1 15
UtilityControlRoom-COL-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 20/292 26/32 UtilityControlRoom-COL-Z2T3N10-CTLFireability-09 4475031 m, 207190 m/sec, 9761434 t fired, .

Time elapsed: 108 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-09: DISJ 0 1 1 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-10: CONJ 0 0 0 0 12 0 1 15
UtilityControlRoom-COL-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
40 CTL EXCL 25/292 32/32 UtilityControlRoom-COL-Z2T3N10-CTLFireability-09 5490990 m, 203191 m/sec, 12063411 t fired, .

Time elapsed: 113 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 40 (type EXCL) for UtilityControlRoom-COL-Z2T3N10-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-08: CONJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-09: DISJ 0 1 0 0 2 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-10: CONJ 0 0 0 0 12 0 1 15
UtilityControlRoom-COL-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 118 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 38 (type EXCL) for 35 UtilityControlRoom-COL-Z2T3N10-CTLFireability-09
lola: time limit : 316 sec
lola: memory limit: 32 pages
lola: FINISHED task # 38 (type EXCL) for UtilityControlRoom-COL-Z2T3N10-CTLFireability-09
lola: result : false
lola: markings : 20
lola: fired transitions : 29
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 24 UtilityControlRoom-COL-Z2T3N10-CTLFireability-08
lola: time limit : 348 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-08: CONJ 0 2 1 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-10: CONJ 0 0 0 0 12 0 1 15
UtilityControlRoom-COL-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 5/348 6/32 UtilityControlRoom-COL-Z2T3N10-CTLFireability-08 1216746 m, 243349 m/sec, 2284620 t fired, .

Time elapsed: 123 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-08: CONJ 0 2 1 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-10: CONJ 0 0 0 0 12 0 1 15
UtilityControlRoom-COL-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 10/348 11/32 UtilityControlRoom-COL-Z2T3N10-CTLFireability-08 2235602 m, 203771 m/sec, 4441361 t fired, .

Time elapsed: 128 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-08: CONJ 0 2 1 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-10: CONJ 0 0 0 0 12 0 1 15
UtilityControlRoom-COL-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 15/348 16/32 UtilityControlRoom-COL-Z2T3N10-CTLFireability-08 3183508 m, 189581 m/sec, 6546518 t fired, .

Time elapsed: 133 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-08: CONJ 0 2 1 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-10: CONJ 0 0 0 0 12 0 1 15
UtilityControlRoom-COL-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 20/348 20/32 UtilityControlRoom-COL-Z2T3N10-CTLFireability-08 4079852 m, 179268 m/sec, 8620530 t fired, .

Time elapsed: 138 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-08: CONJ 0 2 1 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-10: CONJ 0 0 0 0 12 0 1 15
UtilityControlRoom-COL-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 25/348 25/32 UtilityControlRoom-COL-Z2T3N10-CTLFireability-08 4953679 m, 174765 m/sec, 10670119 t fired, .

Time elapsed: 143 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-08: CONJ 0 2 1 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-10: CONJ 0 0 0 0 12 0 1 15
UtilityControlRoom-COL-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 30/348 29/32 UtilityControlRoom-COL-Z2T3N10-CTLFireability-08 5803238 m, 169911 m/sec, 12710658 t fired, .

Time elapsed: 148 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 31 (type EXCL) for UtilityControlRoom-COL-Z2T3N10-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-08: CONJ 0 2 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-10: CONJ 0 0 0 0 12 0 1 15
UtilityControlRoom-COL-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 153 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 22 (type EXCL) for 21 UtilityControlRoom-COL-Z2T3N10-CTLFireability-07
lola: time limit : 383 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for UtilityControlRoom-COL-Z2T3N10-CTLFireability-07
lola: result : false
lola: markings : 1074
lola: fired transitions : 1160
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 UtilityControlRoom-COL-Z2T3N10-CTLFireability-06
lola: time limit : 430 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for UtilityControlRoom-COL-Z2T3N10-CTLFireability-06
lola: result : true
lola: markings : 1296
lola: fired transitions : 1942
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 UtilityControlRoom-COL-Z2T3N10-CTLFireability-05
lola: time limit : 492 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-08: CONJ 0 2 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-10: CONJ 0 0 0 0 12 0 1 15
UtilityControlRoom-COL-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 5/492 5/32 UtilityControlRoom-COL-Z2T3N10-CTLFireability-05 791153 m, 158230 m/sec, 3612470 t fired, .

Time elapsed: 158 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-08: CONJ 0 2 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-10: CONJ 0 0 0 0 12 0 1 15
UtilityControlRoom-COL-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 10/492 8/32 UtilityControlRoom-COL-Z2T3N10-CTLFireability-05 1489043 m, 139578 m/sec, 7311104 t fired, .

Time elapsed: 163 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-08: CONJ 0 2 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-10: CONJ 0 0 0 0 12 0 1 15
UtilityControlRoom-COL-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 15/492 12/32 UtilityControlRoom-COL-Z2T3N10-CTLFireability-05 2175931 m, 137377 m/sec, 10883560 t fired, .

Time elapsed: 168 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-08: CONJ 0 2 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-10: CONJ 0 0 0 0 12 0 1 15
UtilityControlRoom-COL-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 20/492 15/32 UtilityControlRoom-COL-Z2T3N10-CTLFireability-05 2818485 m, 128510 m/sec, 14514253 t fired, .

Time elapsed: 173 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-08: CONJ 0 2 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-10: CONJ 0 0 0 0 12 0 1 15
UtilityControlRoom-COL-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 25/492 19/32 UtilityControlRoom-COL-Z2T3N10-CTLFireability-05 3557229 m, 147748 m/sec, 17954247 t fired, .

Time elapsed: 178 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-08: CONJ 0 2 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-10: CONJ 0 0 0 0 12 0 1 15
UtilityControlRoom-COL-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 30/492 23/32 UtilityControlRoom-COL-Z2T3N10-CTLFireability-05 4210057 m, 130565 m/sec, 21425164 t fired, .

Time elapsed: 183 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-08: CONJ 0 2 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-10: CONJ 0 0 0 0 12 0 1 15
UtilityControlRoom-COL-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 35/492 26/32 UtilityControlRoom-COL-Z2T3N10-CTLFireability-05 4885707 m, 135130 m/sec, 24816121 t fired, .

Time elapsed: 188 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-08: CONJ 0 2 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-10: CONJ 0 0 0 0 12 0 1 15
UtilityControlRoom-COL-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 40/492 29/32 UtilityControlRoom-COL-Z2T3N10-CTLFireability-05 5469627 m, 116784 m/sec, 28276474 t fired, .

Time elapsed: 193 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 16 (type EXCL) for UtilityControlRoom-COL-Z2T3N10-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-08: CONJ 0 2 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-10: CONJ 0 0 0 0 12 0 1 15
UtilityControlRoom-COL-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 198 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 10 (type EXCL) for 9 UtilityControlRoom-COL-Z2T3N10-CTLFireability-03
lola: time limit : 567 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-08: CONJ 0 2 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-10: CONJ 0 0 0 0 12 0 1 15
UtilityControlRoom-COL-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/567 7/32 UtilityControlRoom-COL-Z2T3N10-CTLFireability-03 1251970 m, 250394 m/sec, 2034257 t fired, .

Time elapsed: 203 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-08: CONJ 0 2 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-10: CONJ 0 0 0 0 12 0 1 15
UtilityControlRoom-COL-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/567 13/32 UtilityControlRoom-COL-Z2T3N10-CTLFireability-03 2390450 m, 227696 m/sec, 4013224 t fired, .

Time elapsed: 208 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-08: CONJ 0 2 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-10: CONJ 0 0 0 0 12 0 1 15
UtilityControlRoom-COL-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/567 18/32 UtilityControlRoom-COL-Z2T3N10-CTLFireability-03 3487396 m, 219389 m/sec, 5971289 t fired, .

Time elapsed: 213 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-08: CONJ 0 2 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-10: CONJ 0 0 0 0 12 0 1 15
UtilityControlRoom-COL-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/567 23/32 UtilityControlRoom-COL-Z2T3N10-CTLFireability-03 4575689 m, 217658 m/sec, 7923276 t fired, .

Time elapsed: 218 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-08: CONJ 0 2 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-10: CONJ 0 0 0 0 12 0 1 15
UtilityControlRoom-COL-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 25/567 29/32 UtilityControlRoom-COL-Z2T3N10-CTLFireability-03 5608994 m, 206661 m/sec, 9844170 t fired, .

Time elapsed: 223 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 10 (type EXCL) for UtilityControlRoom-COL-Z2T3N10-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-08: CONJ 0 2 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-10: CONJ 0 0 0 0 12 0 1 15
UtilityControlRoom-COL-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 228 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 UtilityControlRoom-COL-Z2T3N10-CTLFireability-00
lola: time limit : 674 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for UtilityControlRoom-COL-Z2T3N10-CTLFireability-00
lola: result : true
lola: markings : 567
lola: fired transitions : 2175
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 86 (type EXCL) for 24 UtilityControlRoom-COL-Z2T3N10-CTLFireability-08
lola: time limit : 843 sec
lola: memory limit: 32 pages
lola: FINISHED task # 86 (type EXCL) for UtilityControlRoom-COL-Z2T3N10-CTLFireability-08
lola: result : false
lola: markings : 43
lola: fired transitions : 43
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 UtilityControlRoom-COL-Z2T3N10-CTLFireability-01
lola: time limit : 1686 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-08: CONJ false LTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-10: CONJ 0 0 0 0 12 0 1 15
UtilityControlRoom-COL-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 5/1686 4/32 UtilityControlRoom-COL-Z2T3N10-CTLFireability-01 737421 m, 147484 m/sec, 4100481 t fired, .

Time elapsed: 233 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-08: CONJ false LTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-10: CONJ 0 0 0 0 12 0 1 15
UtilityControlRoom-COL-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 10/1686 7/32 UtilityControlRoom-COL-Z2T3N10-CTLFireability-01 1398868 m, 132289 m/sec, 7957202 t fired, .

Time elapsed: 238 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-08: CONJ false LTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-10: CONJ 0 0 0 0 12 0 1 15
UtilityControlRoom-COL-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 15/1686 9/32 UtilityControlRoom-COL-Z2T3N10-CTLFireability-01 2034417 m, 127109 m/sec, 11711310 t fired, .

Time elapsed: 243 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-08: CONJ false LTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-10: CONJ 0 0 0 0 12 0 1 15
UtilityControlRoom-COL-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 20/1686 12/32 UtilityControlRoom-COL-Z2T3N10-CTLFireability-01 2644914 m, 122099 m/sec, 15355676 t fired, .

Time elapsed: 248 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-08: CONJ false LTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-10: CONJ 0 0 0 0 12 0 1 15
UtilityControlRoom-COL-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 25/1686 15/32 UtilityControlRoom-COL-Z2T3N10-CTLFireability-01 3236729 m, 118363 m/sec, 18909660 t fired, .

Time elapsed: 253 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-08: CONJ false LTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-10: CONJ 0 0 0 0 12 0 1 15
UtilityControlRoom-COL-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 30/1686 17/32 UtilityControlRoom-COL-Z2T3N10-CTLFireability-01 3790635 m, 110781 m/sec, 22293037 t fired, .

Time elapsed: 258 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-08: CONJ false LTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-10: CONJ 0 0 0 0 12 0 1 15
UtilityControlRoom-COL-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 35/1686 19/32 UtilityControlRoom-COL-Z2T3N10-CTLFireability-01 4346745 m, 111222 m/sec, 25695136 t fired, .

Time elapsed: 263 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-08: CONJ false LTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-10: CONJ 0 0 0 0 12 0 1 15
UtilityControlRoom-COL-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 40/1686 22/32 UtilityControlRoom-COL-Z2T3N10-CTLFireability-01 4893566 m, 109364 m/sec, 29050838 t fired, .

Time elapsed: 268 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-08: CONJ false LTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-10: CONJ 0 0 0 0 12 0 1 15
UtilityControlRoom-COL-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 45/1686 24/32 UtilityControlRoom-COL-Z2T3N10-CTLFireability-01 5468915 m, 115069 m/sec, 32595638 t fired, .

Time elapsed: 273 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-08: CONJ false LTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-10: CONJ 0 0 0 0 12 0 1 15
UtilityControlRoom-COL-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 50/1686 27/32 UtilityControlRoom-COL-Z2T3N10-CTLFireability-01 6043309 m, 114878 m/sec, 36140005 t fired, .

Time elapsed: 278 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-08: CONJ false LTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-10: CONJ 0 0 0 0 12 0 1 15
UtilityControlRoom-COL-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 55/1686 29/32 UtilityControlRoom-COL-Z2T3N10-CTLFireability-01 6620434 m, 115425 m/sec, 39663580 t fired, .

Time elapsed: 283 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-08: CONJ false LTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N10-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-10: CONJ 0 0 0 0 12 0 1 15
UtilityControlRoom-COL-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 CTL EXCL 60/1686 32/32 UtilityControlRoom-COL-Z2T3N10-CTLFireability-01 7173317 m, 110576 m/sec, 43121439 t fired, .

Time elapsed: 288 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for UtilityControlRoom-COL-Z2T3N10-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-08: CONJ false LTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-15: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N10-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-05: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-09: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z2T3N10-CTLFireability-10: CONJ 0 0 0 0 12 0 1 15
UtilityControlRoom-COL-Z2T3N10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 293 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 65 (type EXCL) for 64 UtilityControlRoom-COL-Z2T3N10-CTLFireability-12
lola: time limit : 3307 sec
lola: memory limit: 32 pages
lola: FINISHED task # 65 (type EXCL) for UtilityControlRoom-COL-Z2T3N10-CTLFireability-12
lola: result : false
lola: markings : 108
lola: fired transitions : 210
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-01: CTL unknown AGGR
UtilityControlRoom-COL-Z2T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-03: CTL unknown AGGR
UtilityControlRoom-COL-Z2T3N10-CTLFireability-04: CTL unknown AGGR
UtilityControlRoom-COL-Z2T3N10-CTLFireability-05: CTL unknown AGGR
UtilityControlRoom-COL-Z2T3N10-CTLFireability-06: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-08: CONJ false LTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-09: DISJ unknown DISJ
UtilityControlRoom-COL-Z2T3N10-CTLFireability-10: CONJ unknown CONJ
UtilityControlRoom-COL-Z2T3N10-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N10-CTLFireability-15: CTL false CTL model checker


Time elapsed: 293 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="UtilityControlRoom-COL-Z2T3N10"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is UtilityControlRoom-COL-Z2T3N10, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r487-tall-167912703800978"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/UtilityControlRoom-COL-Z2T3N10.tgz
mv UtilityControlRoom-COL-Z2T3N10 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;