About the Execution of LoLa+red for TokenRing-COL-015
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 16216.560 | 351497.00 | 389293.00 | 30640.40 | ?F?????????????? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r487-tall-167912703300586.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is TokenRing-COL-015, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r487-tall-167912703300586
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 452K
-rw-r--r-- 1 mcc users 7.0K Feb 25 15:05 CTLCardinality.txt
-rw-r--r-- 1 mcc users 72K Feb 25 15:05 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.0K Feb 25 14:49 CTLFireability.txt
-rw-r--r-- 1 mcc users 47K Feb 25 14:49 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.6K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.4K Feb 25 17:20 LTLCardinality.txt
-rw-r--r-- 1 mcc users 22K Feb 25 17:20 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.8K Feb 25 17:20 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Feb 25 17:20 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Feb 25 15:29 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 134K Feb 25 15:29 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.5K Feb 25 15:11 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 51K Feb 25 15:11 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 17:20 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 17:20 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_pt
-rw-r--r-- 1 mcc users 4 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 16K Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME TokenRing-COL-015-CTLFireability-00
FORMULA_NAME TokenRing-COL-015-CTLFireability-01
FORMULA_NAME TokenRing-COL-015-CTLFireability-02
FORMULA_NAME TokenRing-COL-015-CTLFireability-03
FORMULA_NAME TokenRing-COL-015-CTLFireability-04
FORMULA_NAME TokenRing-COL-015-CTLFireability-05
FORMULA_NAME TokenRing-COL-015-CTLFireability-06
FORMULA_NAME TokenRing-COL-015-CTLFireability-07
FORMULA_NAME TokenRing-COL-015-CTLFireability-08
FORMULA_NAME TokenRing-COL-015-CTLFireability-09
FORMULA_NAME TokenRing-COL-015-CTLFireability-10
FORMULA_NAME TokenRing-COL-015-CTLFireability-11
FORMULA_NAME TokenRing-COL-015-CTLFireability-12
FORMULA_NAME TokenRing-COL-015-CTLFireability-13
FORMULA_NAME TokenRing-COL-015-CTLFireability-14
FORMULA_NAME TokenRing-COL-015-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1679203341436
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=TokenRing-COL-015
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-19 05:22:23] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-19 05:22:23] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-19 05:22:23] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2023-03-19 05:22:23] [WARNING] Using fallBack plugin, rng conformance not checked
[2023-03-19 05:22:23] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 395 ms
[2023-03-19 05:22:23] [INFO ] Imported 1 HL places and 2 HL transitions for a total of 256 PT places and 4112.0 transition bindings in 14 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 12 ms.
[2023-03-19 05:22:23] [INFO ] Built PT skeleton of HLPN with 1 places and 2 transitions 4 arcs in 4 ms.
[2023-03-19 05:22:23] [INFO ] Skeletonized 1 HLPN properties in 1 ms. Removed 15 properties that had guard overlaps.
Computed a total of 1 stabilizing places and 0 stable transitions
All 16 properties of the HLPN use transition enablings in a way that makes the skeleton too coarse.
Domain [Process(16), Process(16)] of place State breaks symmetries in sort Process
[2023-03-19 05:22:23] [INFO ] Unfolded HLPN to a Petri net with 256 places and 3616 transitions 14464 arcs in 61 ms.
[2023-03-19 05:22:23] [INFO ] Unfolded 16 HLPN properties in 17 ms.
Support contains 256 out of 256 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 256/256 places, 3616/3616 transitions.
Applied a total of 0 rules in 23 ms. Remains 256 /256 variables (removed 0) and now considering 3616/3616 (removed 0) transitions.
// Phase 1: matrix 3616 rows 256 cols
[2023-03-19 05:22:30] [INFO ] Computed 16 place invariants in 31 ms
[2023-03-19 05:22:30] [INFO ] Implicit Places using invariants in 217 ms returned []
[2023-03-19 05:22:30] [INFO ] Invariant cache hit.
[2023-03-19 05:22:30] [INFO ] State equation strengthened by 3390 read => feed constraints.
[2023-03-19 05:22:31] [INFO ] Implicit Places using invariants and state equation in 750 ms returned []
Implicit Place search using SMT with State Equation took 990 ms to find 0 implicit places.
[2023-03-19 05:22:31] [INFO ] Invariant cache hit.
[2023-03-19 05:22:31] [INFO ] Dead Transitions using invariants and state equation in 904 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1919 ms. Remains : 256/256 places, 3616/3616 transitions.
Support contains 256 out of 256 places after structural reductions.
[2023-03-19 05:22:34] [INFO ] Flatten gal took : 1034 ms
[2023-03-19 05:22:48] [INFO ] Flatten gal took : 1470 ms
[2023-03-19 05:23:02] [INFO ] Input system was already deterministic with 3616 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 3942 ms. (steps per millisecond=2 ) properties (out of 18) seen :11
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 3803 ms. (steps per millisecond=2 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 3806 ms. (steps per millisecond=2 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 3952 ms. (steps per millisecond=2 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 3356 ms. (steps per millisecond=2 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 2768 ms. (steps per millisecond=3 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 2769 ms. (steps per millisecond=3 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 2875 ms. (steps per millisecond=3 ) properties (out of 7) seen :0
Running SMT prover for 7 properties.
[2023-03-19 05:23:30] [INFO ] Invariant cache hit.
starting LoLA
BK_INPUT TokenRing-COL-015
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution
CTLFireability
FORMULA TokenRing-COL-015-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1679203692933
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains High-Level net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading HL formula in XML format (--xmlformula)
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:153
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:122
lola: rewrite Frontend/Parser/formula_rewrite.k:278
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:415
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:418
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:415
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:418
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: ASSUMEDDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: ASSUMEDDEADLOCKFREE
lola: ASSUMEDDEADLOCKFREE
lola: ASSUMEDDEADLOCKFREE
lola: LAUNCH task # 56 (type SKEL/SRCH) for 25 TokenRing-COL-015-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH INITIAL
lola: LAUNCH task # 5 (type SKEL/CNST) for 3 TokenRing-COL-015-CTLFireability-01
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: LAUNCH task # 57 (type SKEL/SRCH) for 34 TokenRing-COL-015-CTLFireability-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: FINISHED task # 5 (type SKEL/CNST) for TokenRing-COL-015-CTLFireability-01
lola: result : false
lola: rewrite Frontend/Parser/formula_rewrite.k:659
lola: rewrite Frontend/Parser/formula_rewrite.k:661
lola: rewrite Frontend/Parser/formula_rewrite.k:659
lola: rewrite Frontend/Parser/formula_rewrite.k:664
lola: rewrite Frontend/Parser/formula_rewrite.k:659
lola: rewrite Frontend/Parser/formula_rewrite.k:663
lola: rewrite Frontend/Parser/formula_rewrite.k:668
lola: rewrite Frontend/Parser/formula_rewrite.k:668
lola: rewrite Frontend/Parser/formula_rewrite.k:674
lola: RELEASE
lola: TR BINDINGS
lola: FINISHED task # 56 (type SKEL/SRCH) for TokenRing-COL-015-CTLFireability-07
lola: result : false
lola: markings : 1
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 59 (type SKEL/SRCH) for 53 TokenRing-COL-015-CTLFireability-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: LAUNCH task # 61 (type SKEL/SRCH) for 16 TokenRing-COL-015-CTLFireability-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 57 (type SKEL/SRCH) for TokenRing-COL-015-CTLFireability-10
lola: result : true
lola: markings : 1
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 59 (type SKEL/SRCH) for TokenRing-COL-015-CTLFireability-15
lola: result : false
lola: markings : 1
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 61 (type SKEL/SRCH) for TokenRing-COL-015-CTLFireability-04
lola: result : false
lola: markings : 4
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: TR BINDINGS DONE
lola: Places: 256, Transitions: 3616
lola: @ trans MainProcess
lola: @ trans OtherProcess
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-015-CTLFireability-01: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-015-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-04: SP ECTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-10: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 6 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-015-CTLFireability-01: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-015-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-04: SP ECTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-10: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 11 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-015-CTLFireability-01: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-015-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-04: SP ECTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-10: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 16 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-015-CTLFireability-01: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-015-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-04: SP ECTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-10: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 21 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-015-CTLFireability-01: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-015-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-04: SP ECTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-10: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 26 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-015-CTLFireability-01: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-015-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-04: SP ECTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-10: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 31 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-015-CTLFireability-01: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-015-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-04: SP ECTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-10: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 36 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-015-CTLFireability-01: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-015-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-04: SP ECTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-10: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 41 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-015-CTLFireability-01: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-015-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-04: SP ECTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-10: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 46 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-015-CTLFireability-01: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-015-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-04: SP ECTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-10: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 51 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-015-CTLFireability-01: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-015-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-04: SP ECTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-10: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 56 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-015-CTLFireability-01: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-015-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-04: SP ECTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-10: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 61 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-015-CTLFireability-01: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-015-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-04: SP ECTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-10: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 66 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-015-CTLFireability-01: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-015-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-04: SP ECTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-10: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 71 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-015-CTLFireability-01: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-015-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-04: SP ECTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-10: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 76 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-015-CTLFireability-01: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-015-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-04: SP ECTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-10: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 81 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-015-CTLFireability-01: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-015-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-04: SP ECTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-10: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 86 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-015-CTLFireability-01: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-015-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-04: SP ECTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-10: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 91 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-015-CTLFireability-01: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-015-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-04: SP ECTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-10: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 96 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-015-CTLFireability-01: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-015-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-04: SP ECTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-10: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 101 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-015-CTLFireability-01: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-015-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-04: SP ECTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-10: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 106 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-015-CTLFireability-01: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-015-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-04: SP ECTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-10: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 111 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-015-CTLFireability-01: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-015-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-04: SP ECTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-10: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 116 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-015-CTLFireability-01: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-015-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-04: SP ECTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-10: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 121 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-015-CTLFireability-01: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-015-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-04: SP ECTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-10: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 130 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-015-CTLFireability-01: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-015-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-04: SP ECTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-10: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 135 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-015-CTLFireability-01: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-015-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-04: SP ECTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-10: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 140 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-015-CTLFireability-01: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-015-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-04: SP ECTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-10: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 145 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-015-CTLFireability-01: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-015-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-04: SP ECTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-10: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 150 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-015-CTLFireability-01: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-015-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-04: SP ECTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-10: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 155 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-015-CTLFireability-01: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-015-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-04: SP ECTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-10: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 160 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-015-CTLFireability-01: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-015-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-04: SP ECTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-10: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 165 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-015-CTLFireability-01: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-015-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-04: SP ECTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-10: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 170 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-015-CTLFireability-01: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-015-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-04: SP ECTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-10: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 175 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-015-CTLFireability-01: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-015-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-04: SP ECTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-10: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 180 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-015-CTLFireability-01: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-015-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-04: SP ECTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-10: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 190 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TokenRing-COL-015-CTLFireability-01: INITIAL false skeleton: preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TokenRing-COL-015-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-03: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-04: SP ECTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-06: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-07: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-08: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-09: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-10: DISJ 0 0 0 0 2 0 0 0
TokenRing-COL-015-CTLFireability-11: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-13: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
TokenRing-COL-015-CTLFireability-15: CTL 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 197 secs. Pages in use: 1
# running tasks: 0 of 4 Visible: 16
/home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin//../BenchKit_head.sh: line 63: 474 Killed lola --conf=$BIN_DIR/configfiles/ctlfireabilityconf --formula=$DIR/CTLFireability.xml --verdictfile=$DIR/GenericPropertiesVerdict.xml $DIR/model.pnml
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="TokenRing-COL-015"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is TokenRing-COL-015, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r487-tall-167912703300586"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/TokenRing-COL-015.tgz
mv TokenRing-COL-015 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;