fond

jQuery Multi Level CSS Menu Css3Menu.com

Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r487-tall-167912703200530
Last Updated
May 14, 2023

About the Execution of LoLa+red for TCPcondis-PT-25

Execution Summary
Max Memory
Used (MB)		 Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
2295.479 149527.00 142105.00 806.90 FFFFFTTTT??T?F?? normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r487-tall-167912703200530.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is TCPcondis-PT-25, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r487-tall-167912703200530
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 460K
-rw-r--r-- 1 mcc users 7.7K Feb 26 16:10 CTLCardinality.txt
-rw-r--r-- 1 mcc users 81K Feb 26 16:10 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.1K Feb 26 16:09 CTLFireability.txt
-rw-r--r-- 1 mcc users 46K Feb 26 16:09 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.3K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 3.7K Feb 25 17:20 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 17:20 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Feb 25 17:20 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 17:20 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Feb 26 16:11 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 100K Feb 26 16:11 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.5K Feb 26 16:10 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 73K Feb 26 16:10 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 17:20 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 17:20 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 3 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rwxr-xr-x 1 mcc users 24K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME TCPcondis-PT-25-CTLFireability-00
FORMULA_NAME TCPcondis-PT-25-CTLFireability-01
FORMULA_NAME TCPcondis-PT-25-CTLFireability-02
FORMULA_NAME TCPcondis-PT-25-CTLFireability-03
FORMULA_NAME TCPcondis-PT-25-CTLFireability-04
FORMULA_NAME TCPcondis-PT-25-CTLFireability-05
FORMULA_NAME TCPcondis-PT-25-CTLFireability-06
FORMULA_NAME TCPcondis-PT-25-CTLFireability-07
FORMULA_NAME TCPcondis-PT-25-CTLFireability-08
FORMULA_NAME TCPcondis-PT-25-CTLFireability-09
FORMULA_NAME TCPcondis-PT-25-CTLFireability-10
FORMULA_NAME TCPcondis-PT-25-CTLFireability-11
FORMULA_NAME TCPcondis-PT-25-CTLFireability-12
FORMULA_NAME TCPcondis-PT-25-CTLFireability-13
FORMULA_NAME TCPcondis-PT-25-CTLFireability-14
FORMULA_NAME TCPcondis-PT-25-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679202397311

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=TCPcondis-PT-25
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-19 05:06:39] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-19 05:06:39] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-19 05:06:39] [WARNING] Skipping unknown tool specific annotation : Tina
[2023-03-19 05:06:39] [WARNING] Unknown XML tag in source file: size
[2023-03-19 05:06:39] [WARNING] Unknown XML tag in source file: color
[2023-03-19 05:06:39] [INFO ] Load time of PNML (sax parser for PT used): 26 ms
[2023-03-19 05:06:39] [INFO ] Transformed 30 places.
[2023-03-19 05:06:39] [INFO ] Transformed 32 transitions.
[2023-03-19 05:06:39] [INFO ] Parsed PT model containing 30 places and 32 transitions and 108 arcs in 95 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 9 ms.
Support contains 30 out of 30 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 30/30 places, 32/32 transitions.
Applied a total of 0 rules in 8 ms. Remains 30 /30 variables (removed 0) and now considering 32/32 (removed 0) transitions.
// Phase 1: matrix 32 rows 30 cols
[2023-03-19 05:06:39] [INFO ] Computed 9 place invariants in 8 ms
[2023-03-19 05:06:39] [INFO ] Implicit Places using invariants in 131 ms returned []
[2023-03-19 05:06:39] [INFO ] Invariant cache hit.
[2023-03-19 05:06:39] [INFO ] Implicit Places using invariants and state equation in 52 ms returned []
Implicit Place search using SMT with State Equation took 210 ms to find 0 implicit places.
[2023-03-19 05:06:39] [INFO ] Invariant cache hit.
[2023-03-19 05:06:39] [INFO ] Dead Transitions using invariants and state equation in 65 ms found 0 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 286 ms. Remains : 30/30 places, 32/32 transitions.
Support contains 30 out of 30 places after structural reductions.
[2023-03-19 05:06:39] [INFO ] Flatten gal took : 20 ms
[2023-03-19 05:06:39] [INFO ] Flatten gal took : 7 ms
[2023-03-19 05:06:39] [INFO ] Input system was already deterministic with 32 transitions.
Incomplete random walk after 10014 steps, including 2 resets, run finished after 82 ms. (steps per millisecond=122 ) properties (out of 45) seen :41
Finished Best-First random walk after 2533 steps, including 0 resets, run visited all 4 properties in 8 ms. (steps per millisecond=316 )
[2023-03-19 05:06:40] [INFO ] Flatten gal took : 4 ms
[2023-03-19 05:06:40] [INFO ] Flatten gal took : 4 ms
[2023-03-19 05:06:40] [INFO ] Input system was already deterministic with 32 transitions.
Computed a total of 0 stabilizing places and 0 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 30/30 places, 32/32 transitions.
Applied a total of 0 rules in 1 ms. Remains 30 /30 variables (removed 0) and now considering 32/32 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 30/30 places, 32/32 transitions.
[2023-03-19 05:06:40] [INFO ] Flatten gal took : 3 ms
[2023-03-19 05:06:40] [INFO ] Flatten gal took : 3 ms
[2023-03-19 05:06:40] [INFO ] Input system was already deterministic with 32 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 30/30 places, 32/32 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 0 with 2 rules applied. Total rules applied 2 place count 29 transition count 31
Drop transitions removed 2 transitions
Redundant transition composition rules discarded 2 transitions
Iterating global reduction 0 with 2 rules applied. Total rules applied 4 place count 29 transition count 29
Applied a total of 4 rules in 10 ms. Remains 29 /30 variables (removed 1) and now considering 29/32 (removed 3) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 10 ms. Remains : 29/30 places, 29/32 transitions.
[2023-03-19 05:06:40] [INFO ] Flatten gal took : 2 ms
[2023-03-19 05:06:40] [INFO ] Flatten gal took : 2 ms
[2023-03-19 05:06:40] [INFO ] Input system was already deterministic with 29 transitions.
Starting structural reductions in LTL mode, iteration 0 : 30/30 places, 32/32 transitions.
Applied a total of 0 rules in 0 ms. Remains 30 /30 variables (removed 0) and now considering 32/32 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 30/30 places, 32/32 transitions.
[2023-03-19 05:06:40] [INFO ] Flatten gal took : 3 ms
[2023-03-19 05:06:40] [INFO ] Flatten gal took : 2 ms
[2023-03-19 05:06:40] [INFO ] Input system was already deterministic with 32 transitions.
Starting structural reductions in LTL mode, iteration 0 : 30/30 places, 32/32 transitions.
Applied a total of 0 rules in 1 ms. Remains 30 /30 variables (removed 0) and now considering 32/32 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 30/30 places, 32/32 transitions.
[2023-03-19 05:06:40] [INFO ] Flatten gal took : 2 ms
[2023-03-19 05:06:40] [INFO ] Flatten gal took : 2 ms
[2023-03-19 05:06:40] [INFO ] Input system was already deterministic with 32 transitions.
Starting structural reductions in LTL mode, iteration 0 : 30/30 places, 32/32 transitions.
Applied a total of 0 rules in 1 ms. Remains 30 /30 variables (removed 0) and now considering 32/32 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 30/30 places, 32/32 transitions.
[2023-03-19 05:06:40] [INFO ] Flatten gal took : 2 ms
[2023-03-19 05:06:40] [INFO ] Flatten gal took : 2 ms
[2023-03-19 05:06:40] [INFO ] Input system was already deterministic with 32 transitions.
Starting structural reductions in LTL mode, iteration 0 : 30/30 places, 32/32 transitions.
Applied a total of 0 rules in 0 ms. Remains 30 /30 variables (removed 0) and now considering 32/32 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 30/30 places, 32/32 transitions.
[2023-03-19 05:06:40] [INFO ] Flatten gal took : 2 ms
[2023-03-19 05:06:40] [INFO ] Flatten gal took : 2 ms
[2023-03-19 05:06:40] [INFO ] Input system was already deterministic with 32 transitions.
Starting structural reductions in LTL mode, iteration 0 : 30/30 places, 32/32 transitions.
Applied a total of 0 rules in 1 ms. Remains 30 /30 variables (removed 0) and now considering 32/32 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 30/30 places, 32/32 transitions.
[2023-03-19 05:06:40] [INFO ] Flatten gal took : 1 ms
[2023-03-19 05:06:40] [INFO ] Flatten gal took : 1 ms
[2023-03-19 05:06:40] [INFO ] Input system was already deterministic with 32 transitions.
Starting structural reductions in LTL mode, iteration 0 : 30/30 places, 32/32 transitions.
Applied a total of 0 rules in 1 ms. Remains 30 /30 variables (removed 0) and now considering 32/32 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 30/30 places, 32/32 transitions.
[2023-03-19 05:06:40] [INFO ] Flatten gal took : 2 ms
[2023-03-19 05:06:40] [INFO ] Flatten gal took : 2 ms
[2023-03-19 05:06:40] [INFO ] Input system was already deterministic with 32 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 30/30 places, 32/32 transitions.
Performed 3 Post agglomeration using F-continuation condition.Transition count delta: 3
Deduced a syphon composed of 3 places in 0 ms
Reduce places removed 3 places and 0 transitions.
Iterating global reduction 0 with 6 rules applied. Total rules applied 6 place count 27 transition count 29
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 8 place count 25 transition count 27
Iterating global reduction 0 with 2 rules applied. Total rules applied 10 place count 25 transition count 27
Drop transitions removed 2 transitions
Redundant transition composition rules discarded 2 transitions
Iterating global reduction 0 with 2 rules applied. Total rules applied 12 place count 25 transition count 25
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 0 with 2 Pre rules applied. Total rules applied 12 place count 25 transition count 23
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 0 with 4 rules applied. Total rules applied 16 place count 23 transition count 23
Applied a total of 16 rules in 7 ms. Remains 23 /30 variables (removed 7) and now considering 23/32 (removed 9) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 7 ms. Remains : 23/30 places, 23/32 transitions.
[2023-03-19 05:06:40] [INFO ] Flatten gal took : 1 ms
[2023-03-19 05:06:40] [INFO ] Flatten gal took : 1 ms
[2023-03-19 05:06:40] [INFO ] Input system was already deterministic with 23 transitions.
Starting structural reductions in LTL mode, iteration 0 : 30/30 places, 32/32 transitions.
Applied a total of 0 rules in 0 ms. Remains 30 /30 variables (removed 0) and now considering 32/32 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 30/30 places, 32/32 transitions.
[2023-03-19 05:06:40] [INFO ] Flatten gal took : 2 ms
[2023-03-19 05:06:40] [INFO ] Flatten gal took : 2 ms
[2023-03-19 05:06:40] [INFO ] Input system was already deterministic with 32 transitions.
Starting structural reductions in LTL mode, iteration 0 : 30/30 places, 32/32 transitions.
Applied a total of 0 rules in 1 ms. Remains 30 /30 variables (removed 0) and now considering 32/32 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 30/30 places, 32/32 transitions.
[2023-03-19 05:06:40] [INFO ] Flatten gal took : 1 ms
[2023-03-19 05:06:40] [INFO ] Flatten gal took : 2 ms
[2023-03-19 05:06:40] [INFO ] Input system was already deterministic with 32 transitions.
Starting structural reductions in LTL mode, iteration 0 : 30/30 places, 32/32 transitions.
Applied a total of 0 rules in 1 ms. Remains 30 /30 variables (removed 0) and now considering 32/32 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 30/30 places, 32/32 transitions.
[2023-03-19 05:06:40] [INFO ] Flatten gal took : 2 ms
[2023-03-19 05:06:40] [INFO ] Flatten gal took : 2 ms
[2023-03-19 05:06:40] [INFO ] Input system was already deterministic with 32 transitions.
Starting structural reductions in LTL mode, iteration 0 : 30/30 places, 32/32 transitions.
Applied a total of 0 rules in 0 ms. Remains 30 /30 variables (removed 0) and now considering 32/32 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 0 ms. Remains : 30/30 places, 32/32 transitions.
[2023-03-19 05:06:40] [INFO ] Flatten gal took : 1 ms
[2023-03-19 05:06:40] [INFO ] Flatten gal took : 2 ms
[2023-03-19 05:06:40] [INFO ] Input system was already deterministic with 32 transitions.
Starting structural reductions in LTL mode, iteration 0 : 30/30 places, 32/32 transitions.
Applied a total of 0 rules in 1 ms. Remains 30 /30 variables (removed 0) and now considering 32/32 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 30/30 places, 32/32 transitions.
[2023-03-19 05:06:40] [INFO ] Flatten gal took : 1 ms
[2023-03-19 05:06:40] [INFO ] Flatten gal took : 1 ms
[2023-03-19 05:06:40] [INFO ] Input system was already deterministic with 32 transitions.
Starting structural reductions in LTL mode, iteration 0 : 30/30 places, 32/32 transitions.
Applied a total of 0 rules in 1 ms. Remains 30 /30 variables (removed 0) and now considering 32/32 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 30/30 places, 32/32 transitions.
[2023-03-19 05:06:40] [INFO ] Flatten gal took : 2 ms
[2023-03-19 05:06:40] [INFO ] Flatten gal took : 2 ms
[2023-03-19 05:06:40] [INFO ] Input system was already deterministic with 32 transitions.
Starting structural reductions in LTL mode, iteration 0 : 30/30 places, 32/32 transitions.
Applied a total of 0 rules in 0 ms. Remains 30 /30 variables (removed 0) and now considering 32/32 (removed 0) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 30/30 places, 32/32 transitions.
[2023-03-19 05:06:40] [INFO ] Flatten gal took : 2 ms
[2023-03-19 05:06:40] [INFO ] Flatten gal took : 2 ms
[2023-03-19 05:06:40] [INFO ] Input system was already deterministic with 32 transitions.
[2023-03-19 05:06:40] [INFO ] Flatten gal took : 2 ms
[2023-03-19 05:06:40] [INFO ] Flatten gal took : 2 ms
[2023-03-19 05:06:40] [INFO ] Export to MCC of 16 properties in file /home/mcc/execution/CTLFireability.sr.xml took 2 ms.
[2023-03-19 05:06:40] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 30 places, 32 transitions and 108 arcs took 0 ms.
Total runtime 1021 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT TCPcondis-PT-25
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/372
CTLFireability

FORMULA TCPcondis-PT-25-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA TCPcondis-PT-25-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA TCPcondis-PT-25-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA TCPcondis-PT-25-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA TCPcondis-PT-25-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA TCPcondis-PT-25-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA TCPcondis-PT-25-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA TCPcondis-PT-25-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA TCPcondis-PT-25-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA TCPcondis-PT-25-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA TCPcondis-PT-25-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679202546838

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/372/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/372/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/372/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 15 (type EXCL) for 12 TCPcondis-PT-25-CTLFireability-04
lola: time limit : 112 sec
lola: memory limit: 32 pages
lola: FINISHED task # 15 (type EXCL) for TCPcondis-PT-25-CTLFireability-04
lola: result : false
lola: markings : 4
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 10 (type EXCL) for 9 TCPcondis-PT-25-CTLFireability-03
lola: time limit : 116 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 64 (type FNDP) for 43 TCPcondis-PT-25-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 65 (type EQUN) for 43 TCPcondis-PT-25-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 67 (type SRCH) for 43 TCPcondis-PT-25-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 67 (type SRCH) for TCPcondis-PT-25-CTLFireability-13
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 64 (type FNDP) for TCPcondis-PT-25-CTLFireability-13
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 65 (type EQUN) for TCPcondis-PT-25-CTLFireability-13 (obsolete)
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: FINISHED task # 10 (type EXCL) for TCPcondis-PT-25-CTLFireability-03
lola: result : false
lola: markings : 6094
lola: fired transitions : 6434
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 59 (type EXCL) for 58 TCPcondis-PT-25-CTLFireability-14
lola: time limit : 171 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
sara: try reading problem file /home/mcc/execution/372/CTLFireability-65.sara.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812

lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: FINISHED task # 65 (type EQUN) for TCPcondis-PT-25-CTLFireability-13
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TCPcondis-PT-25-CTLFireability-03: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TCPcondis-PT-25-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
TCPcondis-PT-25-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-13: CONJ 0 2 0 0 7 0 0 2
TCPcondis-PT-25-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 5/225 10/32 TCPcondis-PT-25-CTLFireability-14 2377444 m, 475488 m/sec, 7887649 t fired, .

Time elapsed: 5 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TCPcondis-PT-25-CTLFireability-03: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TCPcondis-PT-25-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
TCPcondis-PT-25-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-13: CONJ 0 2 0 0 7 0 0 2
TCPcondis-PT-25-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 10/225 19/32 TCPcondis-PT-25-CTLFireability-14 4421400 m, 408791 m/sec, 15289469 t fired, .

Time elapsed: 10 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TCPcondis-PT-25-CTLFireability-03: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TCPcondis-PT-25-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
TCPcondis-PT-25-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-13: CONJ 0 2 0 0 7 0 0 2
TCPcondis-PT-25-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
59 CTL EXCL 15/225 27/32 TCPcondis-PT-25-CTLFireability-14 6360943 m, 387908 m/sec, 22371109 t fired, .

Time elapsed: 15 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 59 (type EXCL) for TCPcondis-PT-25-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TCPcondis-PT-25-CTLFireability-03: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TCPcondis-PT-25-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
TCPcondis-PT-25-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-13: CONJ 0 2 0 0 7 0 0 2
TCPcondis-PT-25-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TCPcondis-PT-25-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 20 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 62 (type EXCL) for 61 TCPcondis-PT-25-CTLFireability-15
lola: time limit : 238 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TCPcondis-PT-25-CTLFireability-03: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TCPcondis-PT-25-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
TCPcondis-PT-25-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-13: CONJ 0 2 0 0 7 0 0 2
TCPcondis-PT-25-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TCPcondis-PT-25-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 5/238 5/32 TCPcondis-PT-25-CTLFireability-15 1066841 m, 213368 m/sec, 4963733 t fired, .

Time elapsed: 25 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TCPcondis-PT-25-CTLFireability-03: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TCPcondis-PT-25-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
TCPcondis-PT-25-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-13: CONJ 0 2 0 0 7 0 0 2
TCPcondis-PT-25-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TCPcondis-PT-25-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 10/238 9/32 TCPcondis-PT-25-CTLFireability-15 1913443 m, 169320 m/sec, 9135360 t fired, .

Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TCPcondis-PT-25-CTLFireability-03: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TCPcondis-PT-25-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
TCPcondis-PT-25-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-13: CONJ 0 2 0 0 7 0 0 2
TCPcondis-PT-25-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TCPcondis-PT-25-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 15/238 12/32 TCPcondis-PT-25-CTLFireability-15 2711780 m, 159667 m/sec, 13124985 t fired, .

Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TCPcondis-PT-25-CTLFireability-03: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TCPcondis-PT-25-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
TCPcondis-PT-25-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-13: CONJ 0 2 0 0 7 0 0 2
TCPcondis-PT-25-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TCPcondis-PT-25-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 20/238 15/32 TCPcondis-PT-25-CTLFireability-15 3468489 m, 151341 m/sec, 16971510 t fired, .

Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TCPcondis-PT-25-CTLFireability-03: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TCPcondis-PT-25-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
TCPcondis-PT-25-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-13: CONJ 0 2 0 0 7 0 0 2
TCPcondis-PT-25-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TCPcondis-PT-25-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 25/238 18/32 TCPcondis-PT-25-CTLFireability-15 4201465 m, 146595 m/sec, 20712937 t fired, .

Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TCPcondis-PT-25-CTLFireability-03: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TCPcondis-PT-25-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
TCPcondis-PT-25-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-13: CONJ 0 2 0 0 7 0 0 2
TCPcondis-PT-25-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TCPcondis-PT-25-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 30/238 21/32 TCPcondis-PT-25-CTLFireability-15 4905536 m, 140814 m/sec, 24351758 t fired, .

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TCPcondis-PT-25-CTLFireability-03: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TCPcondis-PT-25-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
TCPcondis-PT-25-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-13: CONJ 0 2 0 0 7 0 0 2
TCPcondis-PT-25-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TCPcondis-PT-25-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 35/238 24/32 TCPcondis-PT-25-CTLFireability-15 5605019 m, 139896 m/sec, 27972431 t fired, .

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TCPcondis-PT-25-CTLFireability-03: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TCPcondis-PT-25-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
TCPcondis-PT-25-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-13: CONJ 0 2 0 0 7 0 0 2
TCPcondis-PT-25-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TCPcondis-PT-25-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 40/238 27/32 TCPcondis-PT-25-CTLFireability-15 6290899 m, 137176 m/sec, 31549558 t fired, .

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TCPcondis-PT-25-CTLFireability-03: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TCPcondis-PT-25-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
TCPcondis-PT-25-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-13: CONJ 0 2 0 0 7 0 0 2
TCPcondis-PT-25-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TCPcondis-PT-25-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 45/238 30/32 TCPcondis-PT-25-CTLFireability-15 6967436 m, 135307 m/sec, 35082814 t fired, .

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TCPcondis-PT-25-CTLFireability-03: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TCPcondis-PT-25-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
TCPcondis-PT-25-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-13: CONJ 0 2 0 0 7 0 0 2
TCPcondis-PT-25-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TCPcondis-PT-25-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
62 CTL EXCL 50/238 32/32 TCPcondis-PT-25-CTLFireability-15 7630662 m, 132645 m/sec, 38569506 t fired, .

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 62 (type EXCL) for TCPcondis-PT-25-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TCPcondis-PT-25-CTLFireability-03: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TCPcondis-PT-25-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
TCPcondis-PT-25-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-13: CONJ 0 2 0 0 7 0 0 2
TCPcondis-PT-25-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TCPcondis-PT-25-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 54 (type EXCL) for 43 TCPcondis-PT-25-CTLFireability-13
lola: time limit : 251 sec
lola: memory limit: 32 pages
lola: FINISHED task # 54 (type EXCL) for TCPcondis-PT-25-CTLFireability-13
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 41 (type EXCL) for 40 TCPcondis-PT-25-CTLFireability-12
lola: time limit : 271 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TCPcondis-PT-25-CTLFireability-03: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TCPcondis-PT-25-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
TCPcondis-PT-25-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-13: CONJ 0 1 0 0 8 0 0 2
TCPcondis-PT-25-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TCPcondis-PT-25-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 5/271 9/32 TCPcondis-PT-25-CTLFireability-12 2080214 m, 416042 m/sec, 8314963 t fired, .

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TCPcondis-PT-25-CTLFireability-03: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TCPcondis-PT-25-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
TCPcondis-PT-25-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-13: CONJ 0 1 0 0 8 0 0 2
TCPcondis-PT-25-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TCPcondis-PT-25-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 10/271 16/32 TCPcondis-PT-25-CTLFireability-12 3744633 m, 332883 m/sec, 15754611 t fired, .

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TCPcondis-PT-25-CTLFireability-03: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TCPcondis-PT-25-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
TCPcondis-PT-25-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-13: CONJ 0 1 0 0 8 0 0 2
TCPcondis-PT-25-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TCPcondis-PT-25-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 15/271 24/32 TCPcondis-PT-25-CTLFireability-12 5601770 m, 371427 m/sec, 23999538 t fired, .

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TCPcondis-PT-25-CTLFireability-03: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TCPcondis-PT-25-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
TCPcondis-PT-25-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-13: CONJ 0 1 0 0 8 0 0 2
TCPcondis-PT-25-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TCPcondis-PT-25-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 20/271 31/32 TCPcondis-PT-25-CTLFireability-12 7297986 m, 339243 m/sec, 31929686 t fired, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 41 (type EXCL) for TCPcondis-PT-25-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TCPcondis-PT-25-CTLFireability-03: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TCPcondis-PT-25-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
TCPcondis-PT-25-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TCPcondis-PT-25-CTLFireability-13: CONJ 0 1 0 0 8 0 0 2
TCPcondis-PT-25-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TCPcondis-PT-25-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 38 (type EXCL) for 37 TCPcondis-PT-25-CTLFireability-11
lola: time limit : 291 sec
lola: memory limit: 32 pages
lola: FINISHED task # 38 (type EXCL) for TCPcondis-PT-25-CTLFireability-11
lola: result : true
lola: markings : 357
lola: fired transitions : 360
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 35 (type EXCL) for 34 TCPcondis-PT-25-CTLFireability-10
lola: time limit : 318 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TCPcondis-PT-25-CTLFireability-03: CTL false CTL model checker
TCPcondis-PT-25-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TCPcondis-PT-25-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
TCPcondis-PT-25-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TCPcondis-PT-25-CTLFireability-13: CONJ 0 1 0 0 8 0 0 2
TCPcondis-PT-25-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TCPcondis-PT-25-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 5/318 7/32 TCPcondis-PT-25-CTLFireability-10 1644154 m, 328830 m/sec, 6554691 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TCPcondis-PT-25-CTLFireability-03: CTL false CTL model checker
TCPcondis-PT-25-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TCPcondis-PT-25-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
TCPcondis-PT-25-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TCPcondis-PT-25-CTLFireability-13: CONJ 0 1 0 0 8 0 0 2
TCPcondis-PT-25-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TCPcondis-PT-25-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 10/318 14/32 TCPcondis-PT-25-CTLFireability-10 3221086 m, 315386 m/sec, 13150156 t fired, .

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TCPcondis-PT-25-CTLFireability-03: CTL false CTL model checker
TCPcondis-PT-25-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TCPcondis-PT-25-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
TCPcondis-PT-25-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TCPcondis-PT-25-CTLFireability-13: CONJ 0 1 0 0 8 0 0 2
TCPcondis-PT-25-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TCPcondis-PT-25-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 15/318 20/32 TCPcondis-PT-25-CTLFireability-10 4740146 m, 303812 m/sec, 19514444 t fired, .

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TCPcondis-PT-25-CTLFireability-03: CTL false CTL model checker
TCPcondis-PT-25-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TCPcondis-PT-25-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
TCPcondis-PT-25-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TCPcondis-PT-25-CTLFireability-13: CONJ 0 1 0 0 8 0 0 2
TCPcondis-PT-25-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TCPcondis-PT-25-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 20/318 27/32 TCPcondis-PT-25-CTLFireability-10 6295131 m, 310997 m/sec, 26153624 t fired, .

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 35 (type EXCL) for TCPcondis-PT-25-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TCPcondis-PT-25-CTLFireability-03: CTL false CTL model checker
TCPcondis-PT-25-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TCPcondis-PT-25-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
TCPcondis-PT-25-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TCPcondis-PT-25-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TCPcondis-PT-25-CTLFireability-13: CONJ 0 1 0 0 8 0 0 2
TCPcondis-PT-25-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TCPcondis-PT-25-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 32 (type EXCL) for 31 TCPcondis-PT-25-CTLFireability-09
lola: time limit : 347 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TCPcondis-PT-25-CTLFireability-03: CTL false CTL model checker
TCPcondis-PT-25-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TCPcondis-PT-25-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
TCPcondis-PT-25-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TCPcondis-PT-25-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TCPcondis-PT-25-CTLFireability-13: CONJ 0 1 0 0 8 0 0 2
TCPcondis-PT-25-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TCPcondis-PT-25-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 5/347 10/32 TCPcondis-PT-25-CTLFireability-09 2312166 m, 462433 m/sec, 8358555 t fired, .

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TCPcondis-PT-25-CTLFireability-03: CTL false CTL model checker
TCPcondis-PT-25-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TCPcondis-PT-25-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
TCPcondis-PT-25-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TCPcondis-PT-25-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TCPcondis-PT-25-CTLFireability-13: CONJ 0 1 0 0 8 0 0 2
TCPcondis-PT-25-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TCPcondis-PT-25-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 10/347 18/32 TCPcondis-PT-25-CTLFireability-09 4195108 m, 376588 m/sec, 16129797 t fired, .

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TCPcondis-PT-25-CTLFireability-03: CTL false CTL model checker
TCPcondis-PT-25-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TCPcondis-PT-25-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
TCPcondis-PT-25-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TCPcondis-PT-25-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TCPcondis-PT-25-CTLFireability-13: CONJ 0 1 0 0 8 0 0 2
TCPcondis-PT-25-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TCPcondis-PT-25-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 15/347 26/32 TCPcondis-PT-25-CTLFireability-09 6018436 m, 364665 m/sec, 23773536 t fired, .

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 32 (type EXCL) for TCPcondis-PT-25-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TCPcondis-PT-25-CTLFireability-03: CTL false CTL model checker
TCPcondis-PT-25-CTLFireability-11: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
TCPcondis-PT-25-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-04: DISJ 0 1 0 0 3 0 0 0
TCPcondis-PT-25-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
TCPcondis-PT-25-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
TCPcondis-PT-25-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
TCPcondis-PT-25-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
TCPcondis-PT-25-CTLFireability-13: CONJ 0 1 0 0 8 0 0 2
TCPcondis-PT-25-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
TCPcondis-PT-25-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 26 (type EXCL) for 25 TCPcondis-PT-25-CTLFireability-07
lola: time limit : 383 sec
lola: memory limit: 32 pages
lola: FINISHED task # 26 (type EXCL) for TCPcondis-PT-25-CTLFireability-07
lola: result : true
lola: markings : 257
lola: fired transitions : 563
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 23 (type EXCL) for 22 TCPcondis-PT-25-CTLFireability-06
lola: time limit : 431 sec
lola: memory limit: 32 pages
lola: FINISHED task # 23 (type EXCL) for TCPcondis-PT-25-CTLFireability-06
lola: result : true
lola: markings : 266
lola: fired transitions : 268
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 20 (type EXCL) for 19 TCPcondis-PT-25-CTLFireability-05
lola: time limit : 493 sec
lola: memory limit: 32 pages
lola: FINISHED task # 20 (type EXCL) for TCPcondis-PT-25-CTLFireability-05
lola: result : true
lola: markings : 1648
lola: fired transitions : 4004
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 17 (type EXCL) for 12 TCPcondis-PT-25-CTLFireability-04
lola: time limit : 575 sec
lola: memory limit: 32 pages
lola: FINISHED task # 17 (type EXCL) for TCPcondis-PT-25-CTLFireability-04
lola: result : false
lola: markings : 25003
lola: fired transitions : 56206
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 TCPcondis-PT-25-CTLFireability-02
lola: time limit : 691 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for TCPcondis-PT-25-CTLFireability-02
lola: result : false
lola: markings : 3246
lola: fired transitions : 8590
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 TCPcondis-PT-25-CTLFireability-00
lola: time limit : 863 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for TCPcondis-PT-25-CTLFireability-00
lola: result : false
lola: markings : 257
lola: fired transitions : 452
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 68 (type EXCL) for 43 TCPcondis-PT-25-CTLFireability-13
lola: time limit : 1151 sec
lola: memory limit: 32 pages
lola: FINISHED task # 68 (type EXCL) for TCPcondis-PT-25-CTLFireability-13
lola: result : true
lola: markings : 68
lola: fired transitions : 68
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 29 (type EXCL) for 28 TCPcondis-PT-25-CTLFireability-08
lola: time limit : 1727 sec
lola: memory limit: 32 pages
lola: FINISHED task # 29 (type EXCL) for TCPcondis-PT-25-CTLFireability-08
lola: result : true
lola: markings : 901
lola: fired transitions : 1616
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 TCPcondis-PT-25-CTLFireability-01
lola: time limit : 3455 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for TCPcondis-PT-25-CTLFireability-01
lola: result : false
lola: markings : 100
lola: fired transitions : 101
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
TCPcondis-PT-25-CTLFireability-00: CTL false CTL model checker
TCPcondis-PT-25-CTLFireability-01: CTL false CTL model checker
TCPcondis-PT-25-CTLFireability-02: CTL false CTL model checker
TCPcondis-PT-25-CTLFireability-03: CTL false CTL model checker
TCPcondis-PT-25-CTLFireability-04: DISJ false DISJ
TCPcondis-PT-25-CTLFireability-05: CTL true CTL model checker
TCPcondis-PT-25-CTLFireability-06: CTL true CTL model checker
TCPcondis-PT-25-CTLFireability-07: CTL true CTL model checker
TCPcondis-PT-25-CTLFireability-08: CTL true CTL model checker
TCPcondis-PT-25-CTLFireability-09: CTL unknown AGGR
TCPcondis-PT-25-CTLFireability-10: CTL unknown AGGR
TCPcondis-PT-25-CTLFireability-11: CTL true CTL model checker
TCPcondis-PT-25-CTLFireability-12: CTL unknown AGGR
TCPcondis-PT-25-CTLFireability-13: CONJ false state space / EG
TCPcondis-PT-25-CTLFireability-14: CTL unknown AGGR
TCPcondis-PT-25-CTLFireability-15: CTL unknown AGGR


Time elapsed: 145 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="TCPcondis-PT-25"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is TCPcondis-PT-25, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r487-tall-167912703200530"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/TCPcondis-PT-25.tgz
mv TCPcondis-PT-25 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;