Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r487-tall-167912703100434.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is Szymanski-PT-a10, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r487-tall-167912703100434
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 532K
-rw-r--r-- 1 mcc users 5.7K Feb 26 17:00 CTLCardinality.txt
-rw-r--r-- 1 mcc users 62K Feb 26 17:00 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.8K Feb 26 16:59 CTLFireability.txt
-rw-r--r-- 1 mcc users 55K Feb 26 16:59 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.4K Feb 25 17:18 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 17:18 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.1K Feb 25 17:18 LTLFireability.txt
-rw-r--r-- 1 mcc users 15K Feb 25 17:18 LTLFireability.xml
-rw-r--r-- 1 mcc users 9.3K Feb 26 17:02 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 97K Feb 26 17:02 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 26 17:01 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 98K Feb 26 17:01 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 17:18 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 17:18 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 101K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME Szymanski-PT-a10-CTLFireability-00
FORMULA_NAME Szymanski-PT-a10-CTLFireability-01
FORMULA_NAME Szymanski-PT-a10-CTLFireability-02
FORMULA_NAME Szymanski-PT-a10-CTLFireability-03
FORMULA_NAME Szymanski-PT-a10-CTLFireability-04
FORMULA_NAME Szymanski-PT-a10-CTLFireability-05
FORMULA_NAME Szymanski-PT-a10-CTLFireability-06
FORMULA_NAME Szymanski-PT-a10-CTLFireability-07
FORMULA_NAME Szymanski-PT-a10-CTLFireability-08
FORMULA_NAME Szymanski-PT-a10-CTLFireability-09
FORMULA_NAME Szymanski-PT-a10-CTLFireability-10
FORMULA_NAME Szymanski-PT-a10-CTLFireability-11
FORMULA_NAME Szymanski-PT-a10-CTLFireability-12
FORMULA_NAME Szymanski-PT-a10-CTLFireability-13
FORMULA_NAME Szymanski-PT-a10-CTLFireability-14
FORMULA_NAME Szymanski-PT-a10-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679187637494

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=Szymanski-PT-a10
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-19 01:00:39] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-19 01:00:39] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-19 01:00:39] [INFO ] Load time of PNML (sax parser for PT used): 60 ms
[2023-03-19 01:00:39] [INFO ] Transformed 61 places.
[2023-03-19 01:00:39] [INFO ] Transformed 224 transitions.
[2023-03-19 01:00:39] [INFO ] Parsed PT model containing 61 places and 224 transitions and 900 arcs in 125 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 10 ms.
Initial state reduction rules removed 1 formulas.
Deduced a syphon composed of 12 places in 1 ms
Reduce places removed 12 places and 8 transitions.
FORMULA Szymanski-PT-a10-CTLFireability-11 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Support contains 43 out of 49 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 49/49 places, 216/216 transitions.
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 47 transition count 216
Applied a total of 2 rules in 13 ms. Remains 47 /49 variables (removed 2) and now considering 216/216 (removed 0) transitions.
[2023-03-19 01:00:39] [INFO ] Flow matrix only has 79 transitions (discarded 137 similar events)
// Phase 1: matrix 79 rows 47 cols
[2023-03-19 01:00:39] [INFO ] Computed 1 place invariants in 8 ms
[2023-03-19 01:00:39] [INFO ] Implicit Places using invariants in 161 ms returned []
[2023-03-19 01:00:39] [INFO ] Flow matrix only has 79 transitions (discarded 137 similar events)
[2023-03-19 01:00:39] [INFO ] Invariant cache hit.
[2023-03-19 01:00:39] [INFO ] State equation strengthened by 9 read => feed constraints.
[2023-03-19 01:00:39] [INFO ] Implicit Places using invariants and state equation in 83 ms returned []
Implicit Place search using SMT with State Equation took 271 ms to find 0 implicit places.
[2023-03-19 01:00:39] [INFO ] Flow matrix only has 79 transitions (discarded 137 similar events)
[2023-03-19 01:00:39] [INFO ] Invariant cache hit.
[2023-03-19 01:00:39] [INFO ] Dead Transitions using invariants and state equation in 136 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 47/49 places, 216/216 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 423 ms. Remains : 47/49 places, 216/216 transitions.
Support contains 43 out of 47 places after structural reductions.
[2023-03-19 01:00:40] [INFO ] Flatten gal took : 39 ms
[2023-03-19 01:00:40] [INFO ] Flatten gal took : 17 ms
[2023-03-19 01:00:40] [INFO ] Input system was already deterministic with 216 transitions.
Incomplete random walk after 10000 steps, including 9 resets, run finished after 224 ms. (steps per millisecond=44 ) properties (out of 79) seen :44
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 35) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 35) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 34) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 34) seen :10
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=52 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 24) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 24) seen :1
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 23) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 23) seen :0
Running SMT prover for 23 properties.
[2023-03-19 01:00:40] [INFO ] Flow matrix only has 79 transitions (discarded 137 similar events)
[2023-03-19 01:00:40] [INFO ] Invariant cache hit.
[2023-03-19 01:00:40] [INFO ] [Real]Absence check using 0 positive and 1 generalized place invariants in 1 ms returned sat
[2023-03-19 01:00:40] [INFO ] After 125ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:23
[2023-03-19 01:00:41] [INFO ] [Nat]Absence check using 0 positive and 1 generalized place invariants in 1 ms returned sat
[2023-03-19 01:00:41] [INFO ] After 109ms SMT Verify possible using state equation in natural domain returned unsat :7 sat :16
[2023-03-19 01:00:41] [INFO ] State equation strengthened by 9 read => feed constraints.
[2023-03-19 01:00:41] [INFO ] After 60ms SMT Verify possible using 9 Read/Feed constraints in natural domain returned unsat :7 sat :16
[2023-03-19 01:00:41] [INFO ] After 169ms SMT Verify possible using trap constraints in natural domain returned unsat :7 sat :16
Attempting to minimize the solution found.
Minimization took 101 ms.
[2023-03-19 01:00:41] [INFO ] After 648ms SMT Verify possible using all constraints in natural domain returned unsat :7 sat :16
Fused 23 Parikh solutions to 13 different solutions.
Parikh walk visited 0 properties in 148 ms.
Support contains 16 out of 47 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 47/47 places, 216/216 transitions.
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 2 place count 45 transition count 208
Iterating global reduction 0 with 2 rules applied. Total rules applied 4 place count 45 transition count 208
Drop transitions removed 16 transitions
Redundant transition composition rules discarded 16 transitions
Iterating global reduction 0 with 16 rules applied. Total rules applied 20 place count 45 transition count 192
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 21 place count 44 transition count 188
Iterating global reduction 0 with 1 rules applied. Total rules applied 22 place count 44 transition count 188
Applied a total of 22 rules in 51 ms. Remains 44 /47 variables (removed 3) and now considering 188/216 (removed 28) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 51 ms. Remains : 44/47 places, 188/216 transitions.
Incomplete random walk after 10004 steps, including 6 resets, run finished after 79 ms. (steps per millisecond=126 ) properties (out of 16) seen :2
Incomplete Best-First random walk after 10001 steps, including 4 resets, run finished after 30 ms. (steps per millisecond=333 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 3 resets, run finished after 28 ms. (steps per millisecond=357 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 4 resets, run finished after 21 ms. (steps per millisecond=476 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 26 ms. (steps per millisecond=384 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 3 resets, run finished after 26 ms. (steps per millisecond=384 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 3 resets, run finished after 33 ms. (steps per millisecond=303 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 3 resets, run finished after 20 ms. (steps per millisecond=500 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10000 steps, including 3 resets, run finished after 34 ms. (steps per millisecond=294 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 3 resets, run finished after 31 ms. (steps per millisecond=322 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 4 resets, run finished after 33 ms. (steps per millisecond=303 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=500 ) properties (out of 14) seen :6
Running SMT prover for 8 properties.
[2023-03-19 01:00:42] [INFO ] Flow matrix only has 72 transitions (discarded 116 similar events)
// Phase 1: matrix 72 rows 44 cols
[2023-03-19 01:00:42] [INFO ] Computed 1 place invariants in 7 ms
[2023-03-19 01:00:42] [INFO ] [Real]Absence check using 0 positive and 1 generalized place invariants in 1 ms returned sat
[2023-03-19 01:00:42] [INFO ] After 90ms SMT Verify possible using state equation in real domain returned unsat :0 sat :3 real:5
[2023-03-19 01:00:42] [INFO ] State equation strengthened by 9 read => feed constraints.
[2023-03-19 01:00:42] [INFO ] After 24ms SMT Verify possible using 9 Read/Feed constraints in real domain returned unsat :0 sat :0 real:8
[2023-03-19 01:00:42] [INFO ] After 249ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:8
[2023-03-19 01:00:42] [INFO ] [Nat]Absence check using 0 positive and 1 generalized place invariants in 0 ms returned sat
[2023-03-19 01:00:42] [INFO ] After 36ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :8
[2023-03-19 01:00:42] [INFO ] After 24ms SMT Verify possible using 9 Read/Feed constraints in natural domain returned unsat :0 sat :8
[2023-03-19 01:00:42] [INFO ] After 63ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :8
Attempting to minimize the solution found.
Minimization took 27 ms.
[2023-03-19 01:00:42] [INFO ] After 202ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :8
Fused 8 Parikh solutions to 2 different solutions.
Parikh walk visited 0 properties in 3 ms.
Support contains 10 out of 44 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 44/44 places, 188/188 transitions.
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 44 transition count 187
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 3 place count 42 transition count 179
Iterating global reduction 1 with 2 rules applied. Total rules applied 5 place count 42 transition count 179
Applied a total of 5 rules in 9 ms. Remains 42 /44 variables (removed 2) and now considering 179/188 (removed 9) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 9 ms. Remains : 42/44 places, 179/188 transitions.
Incomplete random walk after 10005 steps, including 3 resets, run finished after 51 ms. (steps per millisecond=196 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 4 resets, run finished after 21 ms. (steps per millisecond=476 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=588 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 4 resets, run finished after 20 ms. (steps per millisecond=500 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 3 resets, run finished after 17 ms. (steps per millisecond=588 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=1000 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 3 resets, run finished after 32 ms. (steps per millisecond=312 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 3 resets, run finished after 28 ms. (steps per millisecond=357 ) properties (out of 8) seen :0
Incomplete Best-First random walk after 10001 steps, including 3 resets, run finished after 14 ms. (steps per millisecond=714 ) properties (out of 8) seen :0
Finished probabilistic random walk after 5905 steps, run visited all 8 properties in 35 ms. (steps per millisecond=168 )
Probabilistic random walk after 5905 steps, saw 4530 distinct states, run finished after 35 ms. (steps per millisecond=168 ) properties seen :8
Successfully simplified 7 atomic propositions for a total of 15 simplifications.
Initial state reduction rules removed 1 formulas.
FORMULA Szymanski-PT-a10-CTLFireability-07 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA Szymanski-PT-a10-CTLFireability-13 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-19 01:00:42] [INFO ] Flatten gal took : 11 ms
[2023-03-19 01:00:42] [INFO ] Flatten gal took : 14 ms
[2023-03-19 01:00:42] [INFO ] Input system was already deterministic with 216 transitions.
Computed a total of 9 stabilizing places and 36 stable transitions
Starting structural reductions in LTL mode, iteration 0 : 47/47 places, 216/216 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 43 transition count 200
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 43 transition count 200
Applied a total of 8 rules in 3 ms. Remains 43 /47 variables (removed 4) and now considering 200/216 (removed 16) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 43/47 places, 200/216 transitions.
[2023-03-19 01:00:42] [INFO ] Flatten gal took : 9 ms
[2023-03-19 01:00:42] [INFO ] Flatten gal took : 10 ms
[2023-03-19 01:00:42] [INFO ] Input system was already deterministic with 200 transitions.
Starting structural reductions in LTL mode, iteration 0 : 47/47 places, 216/216 transitions.
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 5 place count 42 transition count 196
Iterating global reduction 0 with 5 rules applied. Total rules applied 10 place count 42 transition count 196
Applied a total of 10 rules in 2 ms. Remains 42 /47 variables (removed 5) and now considering 196/216 (removed 20) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 42/47 places, 196/216 transitions.
[2023-03-19 01:00:42] [INFO ] Flatten gal took : 9 ms
[2023-03-19 01:00:42] [INFO ] Flatten gal took : 10 ms
[2023-03-19 01:00:42] [INFO ] Input system was already deterministic with 196 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 47/47 places, 216/216 transitions.
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 3 place count 44 transition count 204
Iterating global reduction 0 with 3 rules applied. Total rules applied 6 place count 44 transition count 204
Drop transitions removed 16 transitions
Redundant transition composition rules discarded 16 transitions
Iterating global reduction 0 with 16 rules applied. Total rules applied 22 place count 44 transition count 188
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 24 place count 42 transition count 180
Iterating global reduction 0 with 2 rules applied. Total rules applied 26 place count 42 transition count 180
Applied a total of 26 rules in 35 ms. Remains 42 /47 variables (removed 5) and now considering 180/216 (removed 36) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 35 ms. Remains : 42/47 places, 180/216 transitions.
[2023-03-19 01:00:43] [INFO ] Flatten gal took : 7 ms
[2023-03-19 01:00:43] [INFO ] Flatten gal took : 23 ms
[2023-03-19 01:00:43] [INFO ] Input system was already deterministic with 180 transitions.
Starting structural reductions in LTL mode, iteration 0 : 47/47 places, 216/216 transitions.
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 3 place count 44 transition count 204
Iterating global reduction 0 with 3 rules applied. Total rules applied 6 place count 44 transition count 204
Applied a total of 6 rules in 2 ms. Remains 44 /47 variables (removed 3) and now considering 204/216 (removed 12) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 44/47 places, 204/216 transitions.
[2023-03-19 01:00:43] [INFO ] Flatten gal took : 8 ms
[2023-03-19 01:00:43] [INFO ] Flatten gal took : 9 ms
[2023-03-19 01:00:43] [INFO ] Input system was already deterministic with 204 transitions.
Starting structural reductions in LTL mode, iteration 0 : 47/47 places, 216/216 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 43 transition count 200
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 43 transition count 200
Applied a total of 8 rules in 1 ms. Remains 43 /47 variables (removed 4) and now considering 200/216 (removed 16) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 1 ms. Remains : 43/47 places, 200/216 transitions.
[2023-03-19 01:00:43] [INFO ] Flatten gal took : 7 ms
[2023-03-19 01:00:43] [INFO ] Flatten gal took : 9 ms
[2023-03-19 01:00:43] [INFO ] Input system was already deterministic with 200 transitions.
Starting structural reductions in LTL mode, iteration 0 : 47/47 places, 216/216 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 43 transition count 200
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 43 transition count 200
Applied a total of 8 rules in 3 ms. Remains 43 /47 variables (removed 4) and now considering 200/216 (removed 16) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 43/47 places, 200/216 transitions.
[2023-03-19 01:00:43] [INFO ] Flatten gal took : 8 ms
[2023-03-19 01:00:43] [INFO ] Flatten gal took : 8 ms
[2023-03-19 01:00:43] [INFO ] Input system was already deterministic with 200 transitions.
Starting structural reductions in LTL mode, iteration 0 : 47/47 places, 216/216 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 43 transition count 200
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 43 transition count 200
Applied a total of 8 rules in 2 ms. Remains 43 /47 variables (removed 4) and now considering 200/216 (removed 16) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 43/47 places, 200/216 transitions.
[2023-03-19 01:00:43] [INFO ] Flatten gal took : 6 ms
[2023-03-19 01:00:43] [INFO ] Flatten gal took : 8 ms
[2023-03-19 01:00:43] [INFO ] Input system was already deterministic with 200 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 47/47 places, 216/216 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 43 transition count 200
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 43 transition count 200
Drop transitions removed 16 transitions
Redundant transition composition rules discarded 16 transitions
Iterating global reduction 0 with 16 rules applied. Total rules applied 24 place count 43 transition count 184
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 25 place count 42 transition count 180
Iterating global reduction 0 with 1 rules applied. Total rules applied 26 place count 42 transition count 180
Applied a total of 26 rules in 12 ms. Remains 42 /47 variables (removed 5) and now considering 180/216 (removed 36) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 12 ms. Remains : 42/47 places, 180/216 transitions.
[2023-03-19 01:00:43] [INFO ] Flatten gal took : 5 ms
[2023-03-19 01:00:43] [INFO ] Flatten gal took : 6 ms
[2023-03-19 01:00:43] [INFO ] Input system was already deterministic with 180 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 47/47 places, 216/216 transitions.
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 3 place count 44 transition count 204
Iterating global reduction 0 with 3 rules applied. Total rules applied 6 place count 44 transition count 204
Drop transitions removed 16 transitions
Redundant transition composition rules discarded 16 transitions
Iterating global reduction 0 with 16 rules applied. Total rules applied 22 place count 44 transition count 188
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 24 place count 42 transition count 180
Iterating global reduction 0 with 2 rules applied. Total rules applied 26 place count 42 transition count 180
Applied a total of 26 rules in 16 ms. Remains 42 /47 variables (removed 5) and now considering 180/216 (removed 36) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 16 ms. Remains : 42/47 places, 180/216 transitions.
[2023-03-19 01:00:43] [INFO ] Flatten gal took : 6 ms
[2023-03-19 01:00:43] [INFO ] Flatten gal took : 7 ms
[2023-03-19 01:00:43] [INFO ] Input system was already deterministic with 180 transitions.
Starting structural reductions in LTL mode, iteration 0 : 47/47 places, 216/216 transitions.
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 5 place count 42 transition count 196
Iterating global reduction 0 with 5 rules applied. Total rules applied 10 place count 42 transition count 196
Applied a total of 10 rules in 2 ms. Remains 42 /47 variables (removed 5) and now considering 196/216 (removed 20) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 42/47 places, 196/216 transitions.
[2023-03-19 01:00:43] [INFO ] Flatten gal took : 7 ms
[2023-03-19 01:00:43] [INFO ] Flatten gal took : 19 ms
[2023-03-19 01:00:43] [INFO ] Input system was already deterministic with 196 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 47/47 places, 216/216 transitions.
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 5 place count 42 transition count 196
Iterating global reduction 0 with 5 rules applied. Total rules applied 10 place count 42 transition count 196
Drop transitions removed 12 transitions
Redundant transition composition rules discarded 12 transitions
Iterating global reduction 0 with 12 rules applied. Total rules applied 22 place count 42 transition count 184
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 23 place count 41 transition count 180
Iterating global reduction 0 with 1 rules applied. Total rules applied 24 place count 41 transition count 180
Applied a total of 24 rules in 12 ms. Remains 41 /47 variables (removed 6) and now considering 180/216 (removed 36) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 12 ms. Remains : 41/47 places, 180/216 transitions.
[2023-03-19 01:00:43] [INFO ] Flatten gal took : 6 ms
[2023-03-19 01:00:43] [INFO ] Flatten gal took : 6 ms
[2023-03-19 01:00:43] [INFO ] Input system was already deterministic with 180 transitions.
Starting structural reductions in LTL mode, iteration 0 : 47/47 places, 216/216 transitions.
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 5 place count 42 transition count 196
Iterating global reduction 0 with 5 rules applied. Total rules applied 10 place count 42 transition count 196
Applied a total of 10 rules in 2 ms. Remains 42 /47 variables (removed 5) and now considering 196/216 (removed 20) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 42/47 places, 196/216 transitions.
[2023-03-19 01:00:43] [INFO ] Flatten gal took : 6 ms
[2023-03-19 01:00:43] [INFO ] Flatten gal took : 14 ms
[2023-03-19 01:00:43] [INFO ] Input system was already deterministic with 196 transitions.
Starting structural reductions in LTL mode, iteration 0 : 47/47 places, 216/216 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 43 transition count 200
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 43 transition count 200
Applied a total of 8 rules in 3 ms. Remains 43 /47 variables (removed 4) and now considering 200/216 (removed 16) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 43/47 places, 200/216 transitions.
[2023-03-19 01:00:43] [INFO ] Flatten gal took : 6 ms
[2023-03-19 01:00:43] [INFO ] Flatten gal took : 7 ms
[2023-03-19 01:00:43] [INFO ] Input system was already deterministic with 200 transitions.
[2023-03-19 01:00:43] [INFO ] Flatten gal took : 8 ms
[2023-03-19 01:00:43] [INFO ] Flatten gal took : 7 ms
[2023-03-19 01:00:43] [INFO ] Export to MCC of 13 properties in file /home/mcc/execution/CTLFireability.sr.xml took 2 ms.
[2023-03-19 01:00:43] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 47 places, 216 transitions and 860 arcs took 2 ms.
Total runtime 4239 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT Szymanski-PT-a10
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/373
CTLFireability

FORMULA Szymanski-PT-a10-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Szymanski-PT-a10-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Szymanski-PT-a10-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Szymanski-PT-a10-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679188155011

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
++ perl -pe 's/.*\.//g'
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/373/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/373/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/373/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: LAUNCH task # 6 (type EXCL) for 3 Szymanski-PT-a10-CTLFireability-01
lola: time limit : 171 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:753
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 53 (type FNDP) for 3 Szymanski-PT-a10-CTLFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 54 (type EQUN) for 3 Szymanski-PT-a10-CTLFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 56 (type SRCH) for 3 Szymanski-PT-a10-CTLFireability-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: FINISHED task # 56 (type SRCH) for Szymanski-PT-a10-CTLFireability-01
lola: result : unknown
lola: markings : 8
lola: fired transitions : 10
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: LAUNCH task # 58 (type FNDP) for 23 Szymanski-PT-a10-CTLFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:809
sara: try reading problem file /home/mcc/execution/373/CTLFireability-54.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 53 (type FNDP) for Szymanski-PT-a10-CTLFireability-01
lola: result : true
lola: fired transitions : 238171
lola: tried executions : 6212
lola: time used : 2.000000
lola: memory pages used : 0
lola: CANCELED task # 6 (type EXCL) for Szymanski-PT-a10-CTLFireability-01 (obsolete)
lola: CANCELED task # 54 (type EQUN) for Szymanski-PT-a10-CTLFireability-01 (obsolete)
lola: LAUNCH task # 51 (type EXCL) for 41 Szymanski-PT-a10-CTLFireability-14
lola: time limit : 276 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 59 (type EQUN) for 23 Szymanski-PT-a10-CTLFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: LAUNCH task # 61 (type SRCH) for 23 Szymanski-PT-a10-CTLFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 54 (type EQUN) for Szymanski-PT-a10-CTLFireability-01
lola: result : unknown
lola: FINISHED task # 61 (type SRCH) for Szymanski-PT-a10-CTLFireability-05
lola: result : unknown
lola: markings : 3
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
sara: try reading problem file /home/mcc/execution/373/CTLFireability-59.sara.
sara: place or transition ordering is non-deterministic
sara: warning, failure of lp_solve (at job 158)

lola: FINISHED task # 59 (type EQUN) for Szymanski-PT-a10-CTLFireability-05
lola: result : true
lola: CANCELED task # 58 (type FNDP) for Szymanski-PT-a10-CTLFireability-05 (obsolete)
lola: FINISHED task # 58 (type FNDP) for Szymanski-PT-a10-CTLFireability-05
lola: result : unknown
lola: fired transitions : 281284
lola: tried executions : 10942
lola: time used : 2.000000
lola: memory pages used : 0
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-05: AG false state equation

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-14: CONJ 0 1 1 0 2 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EXEF EXCL 3/299 6/32 Szymanski-PT-a10-CTLFireability-14 1505023 m, 301004 m/sec, 2186136 t fired, .

Time elapsed: 5 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-05: AG false state equation

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-14: CONJ 0 1 1 0 2 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EXEF EXCL 8/299 14/32 Szymanski-PT-a10-CTLFireability-14 3860698 m, 471135 m/sec, 5632204 t fired, .

Time elapsed: 10 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-05: AG false state equation

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-14: CONJ 0 1 1 0 2 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EXEF EXCL 13/299 22/32 Szymanski-PT-a10-CTLFireability-14 6200685 m, 467997 m/sec, 9074316 t fired, .

Time elapsed: 15 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-05: AG false state equation

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-14: CONJ 0 1 1 0 2 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 EXEF EXCL 18/299 30/32 Szymanski-PT-a10-CTLFireability-14 8541298 m, 468122 m/sec, 12542127 t fired, .

Time elapsed: 20 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 51 (type EXCL) for Szymanski-PT-a10-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-05: AG false state equation

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-14: CONJ 0 1 0 0 2 0 1 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 25 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 49 (type EXCL) for 48 Szymanski-PT-a10-CTLFireability-15
lola: time limit : 325 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-05: AG false state equation

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-14: CONJ 0 1 0 0 2 0 1 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 5/325 5/32 Szymanski-PT-a10-CTLFireability-15 1179061 m, 235812 m/sec, 4245508 t fired, .

Time elapsed: 30 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-05: AG false state equation

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-14: CONJ 0 1 0 0 2 0 1 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 10/325 10/32 Szymanski-PT-a10-CTLFireability-15 2277055 m, 219598 m/sec, 8374373 t fired, .

Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-05: AG false state equation

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-14: CONJ 0 1 0 0 2 0 1 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 15/325 14/32 Szymanski-PT-a10-CTLFireability-15 3387893 m, 222167 m/sec, 12706270 t fired, .

Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-05: AG false state equation

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-14: CONJ 0 1 0 0 2 0 1 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 20/325 19/32 Szymanski-PT-a10-CTLFireability-15 4478989 m, 218219 m/sec, 17205100 t fired, .

Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-05: AG false state equation

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-14: CONJ 0 1 0 0 2 0 1 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 25/325 23/32 Szymanski-PT-a10-CTLFireability-15 5554263 m, 215054 m/sec, 21733652 t fired, .

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-05: AG false state equation

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-14: CONJ 0 1 0 0 2 0 1 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 30/325 28/32 Szymanski-PT-a10-CTLFireability-15 6663926 m, 221932 m/sec, 26382008 t fired, .

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-05: AG false state equation

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-14: CONJ 0 1 0 0 2 0 1 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 35/325 30/32 Szymanski-PT-a10-CTLFireability-15 7215533 m, 110321 m/sec, 30110431 t fired, .

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-05: AG false state equation

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-14: CONJ 0 1 0 0 2 0 1 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
49 CTL EXCL 40/325 32/32 Szymanski-PT-a10-CTLFireability-15 7755826 m, 108058 m/sec, 33824581 t fired, .

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 49 (type EXCL) for Szymanski-PT-a10-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-05: AG false state equation

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-14: CONJ 0 1 0 0 2 0 1 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 44 (type EXCL) for 41 Szymanski-PT-a10-CTLFireability-14
lola: time limit : 353 sec
lola: memory limit: 32 pages
lola: FINISHED task # 44 (type EXCL) for Szymanski-PT-a10-CTLFireability-14
lola: result : false
lola: markings : 1
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 36 (type EXCL) for 35 Szymanski-PT-a10-CTLFireability-10
lola: time limit : 392 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 5/392 4/32 Szymanski-PT-a10-CTLFireability-10 970485 m, 194097 m/sec, 4439867 t fired, .

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 10/392 8/32 Szymanski-PT-a10-CTLFireability-10 1879464 m, 181795 m/sec, 8752794 t fired, .

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 15/392 12/32 Szymanski-PT-a10-CTLFireability-10 2823804 m, 188868 m/sec, 13276739 t fired, .

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 20/392 16/32 Szymanski-PT-a10-CTLFireability-10 3751566 m, 185552 m/sec, 17941251 t fired, .

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 25/392 20/32 Szymanski-PT-a10-CTLFireability-10 4666629 m, 183012 m/sec, 22656021 t fired, .

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 30/392 23/32 Szymanski-PT-a10-CTLFireability-10 5580053 m, 182684 m/sec, 27420844 t fired, .

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 35/392 27/32 Szymanski-PT-a10-CTLFireability-10 6527447 m, 189478 m/sec, 32303375 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 40/392 30/32 Szymanski-PT-a10-CTLFireability-10 7113860 m, 117282 m/sec, 36521415 t fired, .

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
36 CTL EXCL 45/392 32/32 Szymanski-PT-a10-CTLFireability-10 7605627 m, 98353 m/sec, 40401419 t fired, .

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 36 (type EXCL) for Szymanski-PT-a10-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 27 (type EXCL) for 26 Szymanski-PT-a10-CTLFireability-06
lola: time limit : 435 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 5/435 5/32 Szymanski-PT-a10-CTLFireability-06 1190424 m, 238084 m/sec, 4303661 t fired, .

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 10/435 10/32 Szymanski-PT-a10-CTLFireability-06 2257388 m, 213392 m/sec, 8314113 t fired, .

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 15/435 14/32 Szymanski-PT-a10-CTLFireability-06 3319594 m, 212441 m/sec, 12436197 t fired, .

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 20/435 18/32 Szymanski-PT-a10-CTLFireability-06 4354117 m, 206904 m/sec, 16684552 t fired, .

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 25/435 22/32 Szymanski-PT-a10-CTLFireability-06 5372929 m, 203762 m/sec, 20994502 t fired, .

Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 30/435 27/32 Szymanski-PT-a10-CTLFireability-06 6429722 m, 211358 m/sec, 25395941 t fired, .

Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 35/435 30/32 Szymanski-PT-a10-CTLFireability-06 7099649 m, 133985 m/sec, 29325630 t fired, .

Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 40/435 32/32 Szymanski-PT-a10-CTLFireability-06 7624257 m, 104921 m/sec, 32938914 t fired, .

Time elapsed: 160 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 27 (type EXCL) for Szymanski-PT-a10-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 165 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 21 (type EXCL) for 20 Szymanski-PT-a10-CTLFireability-04
lola: time limit : 490 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 5/490 3/32 Szymanski-PT-a10-CTLFireability-04 573744 m, 114748 m/sec, 4961369 t fired, .

Time elapsed: 170 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 10/490 5/32 Szymanski-PT-a10-CTLFireability-04 1104520 m, 106155 m/sec, 9681225 t fired, .

Time elapsed: 175 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 15/490 7/32 Szymanski-PT-a10-CTLFireability-04 1625298 m, 104155 m/sec, 14320717 t fired, .

Time elapsed: 180 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 20/490 9/32 Szymanski-PT-a10-CTLFireability-04 2146149 m, 104170 m/sec, 18970864 t fired, .

Time elapsed: 185 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 25/490 11/32 Szymanski-PT-a10-CTLFireability-04 2663219 m, 103414 m/sec, 23599232 t fired, .

Time elapsed: 190 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 30/490 13/32 Szymanski-PT-a10-CTLFireability-04 3184798 m, 104315 m/sec, 28336001 t fired, .

Time elapsed: 195 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 35/490 16/32 Szymanski-PT-a10-CTLFireability-04 3726133 m, 108267 m/sec, 33357702 t fired, .

Time elapsed: 200 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 40/490 18/32 Szymanski-PT-a10-CTLFireability-04 4268674 m, 108508 m/sec, 38448326 t fired, .

Time elapsed: 205 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 45/490 20/32 Szymanski-PT-a10-CTLFireability-04 4799385 m, 106142 m/sec, 43505807 t fired, .

Time elapsed: 210 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 50/490 22/32 Szymanski-PT-a10-CTLFireability-04 5324218 m, 104966 m/sec, 48567668 t fired, .

Time elapsed: 215 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 55/490 24/32 Szymanski-PT-a10-CTLFireability-04 5844496 m, 104055 m/sec, 53637708 t fired, .

Time elapsed: 220 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 60/490 27/32 Szymanski-PT-a10-CTLFireability-04 6369840 m, 105068 m/sec, 58755912 t fired, .

Time elapsed: 225 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 65/490 29/32 Szymanski-PT-a10-CTLFireability-04 6827780 m, 91588 m/sec, 63517348 t fired, .

Time elapsed: 230 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 70/490 30/32 Szymanski-PT-a10-CTLFireability-04 7182283 m, 70900 m/sec, 67716998 t fired, .

Time elapsed: 235 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
21 CTL EXCL 75/490 31/32 Szymanski-PT-a10-CTLFireability-04 7522850 m, 68113 m/sec, 71770507 t fired, .

Time elapsed: 240 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 21 (type EXCL) for Szymanski-PT-a10-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 245 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 18 (type EXCL) for 17 Szymanski-PT-a10-CTLFireability-03
lola: time limit : 559 sec
lola: memory limit: 32 pages
lola: FINISHED task # 18 (type EXCL) for Szymanski-PT-a10-CTLFireability-03
lola: result : false
lola: markings : 124
lola: fired transitions : 274
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 15 (type EXCL) for 14 Szymanski-PT-a10-CTLFireability-02
lola: time limit : 671 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 5/671 4/32 Szymanski-PT-a10-CTLFireability-02 861797 m, 172359 m/sec, 4788001 t fired, .

Time elapsed: 250 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 10/671 7/32 Szymanski-PT-a10-CTLFireability-02 1613665 m, 150373 m/sec, 9098771 t fired, .

Time elapsed: 255 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 15/671 10/32 Szymanski-PT-a10-CTLFireability-02 2355400 m, 148347 m/sec, 13381415 t fired, .

Time elapsed: 260 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 20/671 13/32 Szymanski-PT-a10-CTLFireability-02 3115946 m, 152109 m/sec, 17836274 t fired, .

Time elapsed: 265 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 25/671 16/32 Szymanski-PT-a10-CTLFireability-02 3909429 m, 158696 m/sec, 22657813 t fired, .

Time elapsed: 270 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 30/671 20/32 Szymanski-PT-a10-CTLFireability-02 4702588 m, 158631 m/sec, 27549903 t fired, .

Time elapsed: 275 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 35/671 23/32 Szymanski-PT-a10-CTLFireability-02 5513749 m, 162232 m/sec, 32587079 t fired, .

Time elapsed: 280 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 40/671 27/32 Szymanski-PT-a10-CTLFireability-02 6344176 m, 166085 m/sec, 37720215 t fired, .

Time elapsed: 285 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 45/671 29/32 Szymanski-PT-a10-CTLFireability-02 6955387 m, 122242 m/sec, 42231960 t fired, .

Time elapsed: 290 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
15 CTL EXCL 50/671 31/32 Szymanski-PT-a10-CTLFireability-02 7397789 m, 88480 m/sec, 46165035 t fired, .

Time elapsed: 295 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 15 (type EXCL) for Szymanski-PT-a10-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 300 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 1 (type EXCL) for 0 Szymanski-PT-a10-CTLFireability-00
lola: time limit : 825 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/825 3/32 Szymanski-PT-a10-CTLFireability-00 703916 m, 140783 m/sec, 4575647 t fired, .

Time elapsed: 305 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/825 6/32 Szymanski-PT-a10-CTLFireability-00 1374900 m, 134196 m/sec, 9052774 t fired, .

Time elapsed: 310 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/825 9/32 Szymanski-PT-a10-CTLFireability-00 2022474 m, 129514 m/sec, 13382518 t fired, .

Time elapsed: 315 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/825 11/32 Szymanski-PT-a10-CTLFireability-00 2674309 m, 130367 m/sec, 17736383 t fired, .

Time elapsed: 320 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/825 14/32 Szymanski-PT-a10-CTLFireability-00 3334901 m, 132118 m/sec, 22189575 t fired, .

Time elapsed: 325 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/825 17/32 Szymanski-PT-a10-CTLFireability-00 3991080 m, 131235 m/sec, 26684641 t fired, .

Time elapsed: 330 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/825 19/32 Szymanski-PT-a10-CTLFireability-00 4642129 m, 130209 m/sec, 31174375 t fired, .

Time elapsed: 335 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/825 22/32 Szymanski-PT-a10-CTLFireability-00 5298970 m, 131368 m/sec, 35711961 t fired, .

Time elapsed: 340 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 45/825 25/32 Szymanski-PT-a10-CTLFireability-00 5964591 m, 133124 m/sec, 40298166 t fired, .

Time elapsed: 345 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 50/825 28/32 Szymanski-PT-a10-CTLFireability-00 6656771 m, 138436 m/sec, 44967962 t fired, .

Time elapsed: 350 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 55/825 30/32 Szymanski-PT-a10-CTLFireability-00 7110544 m, 90754 m/sec, 48925559 t fired, .

Time elapsed: 355 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 60/825 31/32 Szymanski-PT-a10-CTLFireability-00 7541914 m, 86274 m/sec, 52761357 t fired, .

Time elapsed: 360 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 1 (type EXCL) for Szymanski-PT-a10-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 365 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 30 (type EXCL) for 29 Szymanski-PT-a10-CTLFireability-08
lola: time limit : 1078 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 5/1078 5/32 Szymanski-PT-a10-CTLFireability-08 996840 m, 199368 m/sec, 4563619 t fired, .

Time elapsed: 370 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 10/1078 8/32 Szymanski-PT-a10-CTLFireability-08 1908986 m, 182429 m/sec, 8892940 t fired, .

Time elapsed: 375 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 15/1078 12/32 Szymanski-PT-a10-CTLFireability-08 2804426 m, 179088 m/sec, 13186147 t fired, .

Time elapsed: 380 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 20/1078 16/32 Szymanski-PT-a10-CTLFireability-08 3688211 m, 176757 m/sec, 17627449 t fired, .

Time elapsed: 385 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 25/1078 19/32 Szymanski-PT-a10-CTLFireability-08 4558473 m, 174052 m/sec, 22096673 t fired, .

Time elapsed: 390 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 30/1078 23/32 Szymanski-PT-a10-CTLFireability-08 5427070 m, 173719 m/sec, 26628099 t fired, .

Time elapsed: 395 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 35/1078 26/32 Szymanski-PT-a10-CTLFireability-08 6313307 m, 177247 m/sec, 31218883 t fired, .

Time elapsed: 400 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 40/1078 29/32 Szymanski-PT-a10-CTLFireability-08 6963821 m, 130102 m/sec, 35343987 t fired, .

Time elapsed: 405 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
30 CTL EXCL 45/1078 31/32 Szymanski-PT-a10-CTLFireability-08 7426770 m, 92589 m/sec, 38997138 t fired, .

Time elapsed: 410 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 30 (type EXCL) for Szymanski-PT-a10-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 415 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 33 (type EXCL) for 32 Szymanski-PT-a10-CTLFireability-09
lola: time limit : 1592 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 5/1592 5/32 Szymanski-PT-a10-CTLFireability-09 991546 m, 198309 m/sec, 4539354 t fired, .

Time elapsed: 420 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 10/1592 8/32 Szymanski-PT-a10-CTLFireability-09 1896698 m, 181030 m/sec, 8834435 t fired, .

Time elapsed: 425 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 15/1592 12/32 Szymanski-PT-a10-CTLFireability-09 2786467 m, 177953 m/sec, 13099308 t fired, .

Time elapsed: 430 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 20/1592 15/32 Szymanski-PT-a10-CTLFireability-09 3664406 m, 175587 m/sec, 17507150 t fired, .

Time elapsed: 435 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 25/1592 19/32 Szymanski-PT-a10-CTLFireability-09 4531601 m, 173439 m/sec, 21960650 t fired, .

Time elapsed: 440 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 30/1592 23/32 Szymanski-PT-a10-CTLFireability-09 5396473 m, 172974 m/sec, 26472487 t fired, .

Time elapsed: 445 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 35/1592 26/32 Szymanski-PT-a10-CTLFireability-09 6277227 m, 176150 m/sec, 31032363 t fired, .

Time elapsed: 450 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 40/1592 29/32 Szymanski-PT-a10-CTLFireability-09 6942285 m, 133011 m/sec, 35173784 t fired, .

Time elapsed: 455 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 45/1592 31/32 Szymanski-PT-a10-CTLFireability-09 7404738 m, 92490 m/sec, 38821830 t fired, .

Time elapsed: 460 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 33 (type EXCL) for Szymanski-PT-a10-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 465 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 39 (type EXCL) for 38 Szymanski-PT-a10-CTLFireability-12
lola: time limit : 3135 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 5/3135 5/32 Szymanski-PT-a10-CTLFireability-12 1222373 m, 244474 m/sec, 4408184 t fired, .

Time elapsed: 470 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 10/3135 10/32 Szymanski-PT-a10-CTLFireability-12 2317770 m, 219079 m/sec, 8528576 t fired, .

Time elapsed: 475 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 15/3135 14/32 Szymanski-PT-a10-CTLFireability-12 3398798 m, 216205 m/sec, 12752255 t fired, .

Time elapsed: 480 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 20/3135 19/32 Szymanski-PT-a10-CTLFireability-12 4460056 m, 212251 m/sec, 17117303 t fired, .

Time elapsed: 485 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 25/3135 23/32 Szymanski-PT-a10-CTLFireability-12 5512071 m, 210403 m/sec, 21552849 t fired, .

Time elapsed: 490 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 30/3135 28/32 Szymanski-PT-a10-CTLFireability-12 6616244 m, 220834 m/sec, 26113743 t fired, .

Time elapsed: 495 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 35/3135 30/32 Szymanski-PT-a10-CTLFireability-12 7168713 m, 110493 m/sec, 29785794 t fired, .

Time elapsed: 500 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 40/3135 32/32 Szymanski-PT-a10-CTLFireability-12 7678943 m, 102046 m/sec, 33300416 t fired, .

Time elapsed: 505 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 39 (type EXCL) for Szymanski-PT-a10-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a10-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 510 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: Portfolio finished: no open tasks 13

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a10-CTLFireability-00: CTL unknown AGGR
Szymanski-PT-a10-CTLFireability-01: CONJ false findpath
Szymanski-PT-a10-CTLFireability-02: CTL unknown AGGR
Szymanski-PT-a10-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-a10-CTLFireability-04: CTL unknown AGGR
Szymanski-PT-a10-CTLFireability-05: AG false state equation
Szymanski-PT-a10-CTLFireability-06: CTL unknown AGGR
Szymanski-PT-a10-CTLFireability-08: CTL unknown AGGR
Szymanski-PT-a10-CTLFireability-09: CTL unknown AGGR
Szymanski-PT-a10-CTLFireability-10: CTL unknown AGGR
Szymanski-PT-a10-CTLFireability-12: CTL unknown AGGR
Szymanski-PT-a10-CTLFireability-14: CONJ false CTL model checker
Szymanski-PT-a10-CTLFireability-15: CTL unknown AGGR


Time elapsed: 510 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Szymanski-PT-a10"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is Szymanski-PT-a10, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r487-tall-167912703100434"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/Szymanski-PT-a10.tgz
mv Szymanski-PT-a10 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;