Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r487-tall-167912703100426.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is Szymanski-PT-a08, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r487-tall-167912703100426
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 496K
-rw-r--r-- 1 mcc users 5.3K Feb 26 16:49 CTLCardinality.txt
-rw-r--r-- 1 mcc users 55K Feb 26 16:49 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.5K Feb 26 16:48 CTLFireability.txt
-rw-r--r-- 1 mcc users 50K Feb 26 16:48 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.4K Feb 25 17:18 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 17:18 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.2K Feb 25 17:18 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 17:18 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Feb 26 16:51 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 124K Feb 26 16:51 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 6.6K Feb 26 16:50 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 52K Feb 26 16:50 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 17:18 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 17:18 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 101K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME Szymanski-PT-a08-CTLFireability-00
FORMULA_NAME Szymanski-PT-a08-CTLFireability-01
FORMULA_NAME Szymanski-PT-a08-CTLFireability-02
FORMULA_NAME Szymanski-PT-a08-CTLFireability-03
FORMULA_NAME Szymanski-PT-a08-CTLFireability-04
FORMULA_NAME Szymanski-PT-a08-CTLFireability-05
FORMULA_NAME Szymanski-PT-a08-CTLFireability-06
FORMULA_NAME Szymanski-PT-a08-CTLFireability-07
FORMULA_NAME Szymanski-PT-a08-CTLFireability-08
FORMULA_NAME Szymanski-PT-a08-CTLFireability-09
FORMULA_NAME Szymanski-PT-a08-CTLFireability-10
FORMULA_NAME Szymanski-PT-a08-CTLFireability-11
FORMULA_NAME Szymanski-PT-a08-CTLFireability-12
FORMULA_NAME Szymanski-PT-a08-CTLFireability-13
FORMULA_NAME Szymanski-PT-a08-CTLFireability-14
FORMULA_NAME Szymanski-PT-a08-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679187452977

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=Szymanski-PT-a08
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-19 00:57:35] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-19 00:57:35] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-19 00:57:35] [INFO ] Load time of PNML (sax parser for PT used): 55 ms
[2023-03-19 00:57:35] [INFO ] Transformed 61 places.
[2023-03-19 00:57:35] [INFO ] Transformed 224 transitions.
[2023-03-19 00:57:35] [INFO ] Parsed PT model containing 61 places and 224 transitions and 900 arcs in 126 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 9 ms.
Deduced a syphon composed of 12 places in 1 ms
Reduce places removed 12 places and 8 transitions.
Support contains 38 out of 49 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 49/49 places, 216/216 transitions.
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 0 with 2 rules applied. Total rules applied 2 place count 47 transition count 216
Applied a total of 2 rules in 13 ms. Remains 47 /49 variables (removed 2) and now considering 216/216 (removed 0) transitions.
[2023-03-19 00:57:35] [INFO ] Flow matrix only has 79 transitions (discarded 137 similar events)
// Phase 1: matrix 79 rows 47 cols
[2023-03-19 00:57:35] [INFO ] Computed 1 place invariants in 5 ms
[2023-03-19 00:57:35] [INFO ] Implicit Places using invariants in 415 ms returned []
[2023-03-19 00:57:35] [INFO ] Flow matrix only has 79 transitions (discarded 137 similar events)
[2023-03-19 00:57:35] [INFO ] Invariant cache hit.
[2023-03-19 00:57:35] [INFO ] State equation strengthened by 9 read => feed constraints.
[2023-03-19 00:57:35] [INFO ] Implicit Places using invariants and state equation in 87 ms returned []
Implicit Place search using SMT with State Equation took 538 ms to find 0 implicit places.
[2023-03-19 00:57:35] [INFO ] Flow matrix only has 79 transitions (discarded 137 similar events)
[2023-03-19 00:57:35] [INFO ] Invariant cache hit.
[2023-03-19 00:57:35] [INFO ] Dead Transitions using invariants and state equation in 99 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 47/49 places, 216/216 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 653 ms. Remains : 47/49 places, 216/216 transitions.
Support contains 38 out of 47 places after structural reductions.
[2023-03-19 00:57:36] [INFO ] Initial state reduction rules for CTL removed 1 formulas.
[2023-03-19 00:57:36] [INFO ] Flatten gal took : 39 ms
FORMULA Szymanski-PT-a08-CTLFireability-14 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-19 00:57:36] [INFO ] Flatten gal took : 16 ms
[2023-03-19 00:57:36] [INFO ] Input system was already deterministic with 216 transitions.
Incomplete random walk after 10000 steps, including 15 resets, run finished after 236 ms. (steps per millisecond=42 ) properties (out of 67) seen :42
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=55 ) properties (out of 25) seen :0
Incomplete Best-First random walk after 1001 steps, including 3 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 25) seen :6
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=45 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 39 ms. (steps per millisecond=25 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=40 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 21 ms. (steps per millisecond=47 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=55 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=43 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 19) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 19) seen :0
Running SMT prover for 19 properties.
[2023-03-19 00:57:36] [INFO ] Flow matrix only has 79 transitions (discarded 137 similar events)
[2023-03-19 00:57:36] [INFO ] Invariant cache hit.
[2023-03-19 00:57:36] [INFO ] [Real]Absence check using 0 positive and 1 generalized place invariants in 1 ms returned sat
[2023-03-19 00:57:37] [INFO ] After 111ms SMT Verify possible using state equation in real domain returned unsat :3 sat :2 real:14
[2023-03-19 00:57:37] [INFO ] State equation strengthened by 9 read => feed constraints.
[2023-03-19 00:57:37] [INFO ] After 10ms SMT Verify possible using 9 Read/Feed constraints in real domain returned unsat :3 sat :0 real:16
[2023-03-19 00:57:37] [INFO ] After 304ms SMT Verify possible using all constraints in real domain returned unsat :3 sat :0 real:16
[2023-03-19 00:57:37] [INFO ] [Nat]Absence check using 0 positive and 1 generalized place invariants in 2 ms returned sat
[2023-03-19 00:57:37] [INFO ] After 95ms SMT Verify possible using state equation in natural domain returned unsat :3 sat :16
[2023-03-19 00:57:37] [INFO ] After 74ms SMT Verify possible using 9 Read/Feed constraints in natural domain returned unsat :3 sat :16
[2023-03-19 00:57:37] [INFO ] After 202ms SMT Verify possible using trap constraints in natural domain returned unsat :3 sat :16
Attempting to minimize the solution found.
Minimization took 98 ms.
[2023-03-19 00:57:37] [INFO ] After 514ms SMT Verify possible using all constraints in natural domain returned unsat :3 sat :16
Fused 19 Parikh solutions to 16 different solutions.
Parikh walk visited 0 properties in 29 ms.
Support contains 17 out of 47 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 47/47 places, 216/216 transitions.
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 47 transition count 215
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 2 place count 46 transition count 211
Iterating global reduction 1 with 1 rules applied. Total rules applied 3 place count 46 transition count 211
Drop transitions removed 16 transitions
Redundant transition composition rules discarded 16 transitions
Iterating global reduction 1 with 16 rules applied. Total rules applied 19 place count 46 transition count 195
Applied a total of 19 rules in 24 ms. Remains 46 /47 variables (removed 1) and now considering 195/216 (removed 21) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 24 ms. Remains : 46/47 places, 195/216 transitions.
Incomplete random walk after 10004 steps, including 9 resets, run finished after 54 ms. (steps per millisecond=185 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 3 ms. (steps per millisecond=333 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 16) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 16) seen :2
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=200 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 4 ms. (steps per millisecond=250 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 7 ms. (steps per millisecond=142 ) properties (out of 14) seen :0
Running SMT prover for 14 properties.
[2023-03-19 00:57:37] [INFO ] Flow matrix only has 73 transitions (discarded 122 similar events)
// Phase 1: matrix 73 rows 46 cols
[2023-03-19 00:57:37] [INFO ] Computed 1 place invariants in 4 ms
[2023-03-19 00:57:37] [INFO ] [Real]Absence check using 0 positive and 1 generalized place invariants in 1 ms returned sat
[2023-03-19 00:57:37] [INFO ] After 87ms SMT Verify possible using state equation in real domain returned unsat :0 sat :5 real:9
[2023-03-19 00:57:37] [INFO ] State equation strengthened by 9 read => feed constraints.
[2023-03-19 00:57:38] [INFO ] After 19ms SMT Verify possible using 9 Read/Feed constraints in real domain returned unsat :0 sat :0 real:14
[2023-03-19 00:57:38] [INFO ] After 225ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:14
[2023-03-19 00:57:38] [INFO ] [Nat]Absence check using 0 positive and 1 generalized place invariants in 0 ms returned sat
[2023-03-19 00:57:38] [INFO ] After 57ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :14
[2023-03-19 00:57:38] [INFO ] After 46ms SMT Verify possible using 9 Read/Feed constraints in natural domain returned unsat :0 sat :14
[2023-03-19 00:57:38] [INFO ] After 127ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :14
Attempting to minimize the solution found.
Minimization took 45 ms.
[2023-03-19 00:57:38] [INFO ] After 280ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :14
Fused 14 Parikh solutions to 12 different solutions.
Parikh walk visited 0 properties in 53 ms.
Support contains 17 out of 46 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 46/46 places, 195/195 transitions.
Applied a total of 0 rules in 14 ms. Remains 46 /46 variables (removed 0) and now considering 195/195 (removed 0) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 14 ms. Remains : 46/46 places, 195/195 transitions.
Incomplete random walk after 10001 steps, including 7 resets, run finished after 87 ms. (steps per millisecond=114 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 3 resets, run finished after 66 ms. (steps per millisecond=151 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10000 steps, including 5 resets, run finished after 49 ms. (steps per millisecond=204 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 42 ms. (steps per millisecond=238 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 40 ms. (steps per millisecond=250 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=434 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=500 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 3 resets, run finished after 19 ms. (steps per millisecond=526 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 3 resets, run finished after 29 ms. (steps per millisecond=344 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 17 ms. (steps per millisecond=588 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 4 resets, run finished after 32 ms. (steps per millisecond=312 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 4 resets, run finished after 34 ms. (steps per millisecond=294 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 3 resets, run finished after 31 ms. (steps per millisecond=322 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 3 resets, run finished after 32 ms. (steps per millisecond=312 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 32 ms. (steps per millisecond=312 ) properties (out of 14) seen :0
Interrupted probabilistic random walk after 738641 steps, run timeout after 3001 ms. (steps per millisecond=246 ) properties seen :{0=1, 1=1, 2=1, 3=1, 4=1, 5=1, 6=1, 7=1, 8=1, 11=1, 12=1, 13=1}
Probabilistic random walk after 738641 steps, saw 304573 distinct states, run finished after 3002 ms. (steps per millisecond=246 ) properties seen :12
Running SMT prover for 2 properties.
[2023-03-19 00:57:41] [INFO ] Flow matrix only has 73 transitions (discarded 122 similar events)
[2023-03-19 00:57:41] [INFO ] Invariant cache hit.
[2023-03-19 00:57:41] [INFO ] [Real]Absence check using 0 positive and 1 generalized place invariants in 1 ms returned sat
[2023-03-19 00:57:41] [INFO ] After 19ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1 real:1
[2023-03-19 00:57:41] [INFO ] State equation strengthened by 9 read => feed constraints.
[2023-03-19 00:57:41] [INFO ] After 13ms SMT Verify possible using 9 Read/Feed constraints in real domain returned unsat :0 sat :0 real:2
[2023-03-19 00:57:41] [INFO ] After 65ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:2
[2023-03-19 00:57:42] [INFO ] [Nat]Absence check using 0 positive and 1 generalized place invariants in 1 ms returned sat
[2023-03-19 00:57:42] [INFO ] After 20ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :2
[2023-03-19 00:57:42] [INFO ] After 12ms SMT Verify possible using 9 Read/Feed constraints in natural domain returned unsat :0 sat :2
[2023-03-19 00:57:42] [INFO ] After 19ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :2
Attempting to minimize the solution found.
Minimization took 7 ms.
[2023-03-19 00:57:42] [INFO ] After 79ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :2
Parikh walk visited 0 properties in 1 ms.
Support contains 3 out of 46 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 46/46 places, 195/195 transitions.
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 1 place count 46 transition count 194
Discarding 4 places :
Symmetric choice reduction at 1 with 4 rule applications. Total rules 5 place count 42 transition count 178
Iterating global reduction 1 with 4 rules applied. Total rules applied 9 place count 42 transition count 178
Applied a total of 9 rules in 7 ms. Remains 42 /46 variables (removed 4) and now considering 178/195 (removed 17) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 7 ms. Remains : 42/46 places, 178/195 transitions.
Incomplete random walk after 10001 steps, including 2 resets, run finished after 23 ms. (steps per millisecond=434 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=1000 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=1000 ) properties (out of 2) seen :0
Interrupted probabilistic random walk after 2285664 steps, run timeout after 3001 ms. (steps per millisecond=761 ) properties seen :{0=1}
Probabilistic random walk after 2285664 steps, saw 850897 distinct states, run finished after 3001 ms. (steps per millisecond=761 ) properties seen :1
Running SMT prover for 1 properties.
[2023-03-19 00:57:45] [INFO ] Flow matrix only has 68 transitions (discarded 110 similar events)
// Phase 1: matrix 68 rows 42 cols
[2023-03-19 00:57:45] [INFO ] Computed 1 place invariants in 7 ms
[2023-03-19 00:57:45] [INFO ] [Real]Absence check using 0 positive and 1 generalized place invariants in 1 ms returned sat
[2023-03-19 00:57:45] [INFO ] After 15ms SMT Verify possible using state equation in real domain returned unsat :0 sat :1
[2023-03-19 00:57:45] [INFO ] State equation strengthened by 9 read => feed constraints.
[2023-03-19 00:57:45] [INFO ] After 5ms SMT Verify possible using 9 Read/Feed constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-19 00:57:45] [INFO ] After 56ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-19 00:57:45] [INFO ] [Nat]Absence check using 0 positive and 1 generalized place invariants in 1 ms returned sat
[2023-03-19 00:57:45] [INFO ] After 14ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-19 00:57:45] [INFO ] After 3ms SMT Verify possible using 9 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-19 00:57:45] [INFO ] After 8ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 3 ms.
[2023-03-19 00:57:45] [INFO ] After 48ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 0 ms.
Support contains 2 out of 42 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 42/42 places, 178/178 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 41 transition count 174
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 41 transition count 174
Applied a total of 2 rules in 6 ms. Remains 41 /42 variables (removed 1) and now considering 174/178 (removed 4) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 6 ms. Remains : 41/42 places, 174/178 transitions.
Incomplete random walk after 10003 steps, including 2 resets, run finished after 6 ms. (steps per millisecond=1667 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 5 ms. (steps per millisecond=2000 ) properties (out of 1) seen :0
Finished probabilistic random walk after 199008 steps, run visited all 1 properties in 259 ms. (steps per millisecond=768 )
Probabilistic random walk after 199008 steps, saw 132652 distinct states, run finished after 259 ms. (steps per millisecond=768 ) properties seen :1
Successfully simplified 3 atomic propositions for a total of 15 simplifications.
[2023-03-19 00:57:45] [INFO ] Flatten gal took : 12 ms
[2023-03-19 00:57:45] [INFO ] Flatten gal took : 13 ms
[2023-03-19 00:57:45] [INFO ] Input system was already deterministic with 216 transitions.
Computed a total of 9 stabilizing places and 36 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 47/47 places, 216/216 transitions.
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 5 place count 42 transition count 196
Iterating global reduction 0 with 5 rules applied. Total rules applied 10 place count 42 transition count 196
Drop transitions removed 16 transitions
Redundant transition composition rules discarded 16 transitions
Iterating global reduction 0 with 16 rules applied. Total rules applied 26 place count 42 transition count 180
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 28 place count 40 transition count 172
Iterating global reduction 0 with 2 rules applied. Total rules applied 30 place count 40 transition count 172
Applied a total of 30 rules in 13 ms. Remains 40 /47 variables (removed 7) and now considering 172/216 (removed 44) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 13 ms. Remains : 40/47 places, 172/216 transitions.
[2023-03-19 00:57:45] [INFO ] Flatten gal took : 8 ms
[2023-03-19 00:57:45] [INFO ] Flatten gal took : 9 ms
[2023-03-19 00:57:45] [INFO ] Input system was already deterministic with 172 transitions.
Incomplete random walk after 10000 steps, including 12 resets, run finished after 10 ms. (steps per millisecond=1000 ) properties (out of 1) seen :0
Incomplete Best-First random walk after 10001 steps, including 4 resets, run finished after 5 ms. (steps per millisecond=2000 ) properties (out of 1) seen :0
Finished probabilistic random walk after 600 steps, run visited all 1 properties in 5 ms. (steps per millisecond=120 )
Probabilistic random walk after 600 steps, saw 435 distinct states, run finished after 5 ms. (steps per millisecond=120 ) properties seen :1
FORMULA Szymanski-PT-a08-CTLFireability-00 TRUE TECHNIQUES TOPOLOGICAL PROBABILISTIC_WALK
Starting structural reductions in LTL mode, iteration 0 : 47/47 places, 216/216 transitions.
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 3 place count 44 transition count 204
Iterating global reduction 0 with 3 rules applied. Total rules applied 6 place count 44 transition count 204
Applied a total of 6 rules in 2 ms. Remains 44 /47 variables (removed 3) and now considering 204/216 (removed 12) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 44/47 places, 204/216 transitions.
[2023-03-19 00:57:45] [INFO ] Flatten gal took : 8 ms
[2023-03-19 00:57:45] [INFO ] Flatten gal took : 9 ms
[2023-03-19 00:57:45] [INFO ] Input system was already deterministic with 204 transitions.
Starting structural reductions in LTL mode, iteration 0 : 47/47 places, 216/216 transitions.
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 5 place count 42 transition count 196
Iterating global reduction 0 with 5 rules applied. Total rules applied 10 place count 42 transition count 196
Applied a total of 10 rules in 3 ms. Remains 42 /47 variables (removed 5) and now considering 196/216 (removed 20) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 42/47 places, 196/216 transitions.
[2023-03-19 00:57:45] [INFO ] Flatten gal took : 8 ms
[2023-03-19 00:57:45] [INFO ] Flatten gal took : 9 ms
[2023-03-19 00:57:45] [INFO ] Input system was already deterministic with 196 transitions.
Starting structural reductions in LTL mode, iteration 0 : 47/47 places, 216/216 transitions.
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 2 place count 45 transition count 208
Iterating global reduction 0 with 2 rules applied. Total rules applied 4 place count 45 transition count 208
Applied a total of 4 rules in 2 ms. Remains 45 /47 variables (removed 2) and now considering 208/216 (removed 8) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 45/47 places, 208/216 transitions.
[2023-03-19 00:57:45] [INFO ] Flatten gal took : 8 ms
[2023-03-19 00:57:45] [INFO ] Flatten gal took : 7 ms
[2023-03-19 00:57:45] [INFO ] Input system was already deterministic with 208 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 47/47 places, 216/216 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 43 transition count 200
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 43 transition count 200
Drop transitions removed 16 transitions
Redundant transition composition rules discarded 16 transitions
Iterating global reduction 0 with 16 rules applied. Total rules applied 24 place count 43 transition count 184
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 26 place count 41 transition count 176
Iterating global reduction 0 with 2 rules applied. Total rules applied 28 place count 41 transition count 176
Applied a total of 28 rules in 13 ms. Remains 41 /47 variables (removed 6) and now considering 176/216 (removed 40) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 14 ms. Remains : 41/47 places, 176/216 transitions.
[2023-03-19 00:57:45] [INFO ] Flatten gal took : 7 ms
[2023-03-19 00:57:45] [INFO ] Flatten gal took : 7 ms
[2023-03-19 00:57:45] [INFO ] Input system was already deterministic with 176 transitions.
Finished random walk after 342 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=342 )
FORMULA Szymanski-PT-a08-CTLFireability-04 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 47/47 places, 216/216 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 46 transition count 212
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 46 transition count 212
Applied a total of 2 rules in 2 ms. Remains 46 /47 variables (removed 1) and now considering 212/216 (removed 4) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 46/47 places, 212/216 transitions.
[2023-03-19 00:57:45] [INFO ] Flatten gal took : 7 ms
[2023-03-19 00:57:45] [INFO ] Flatten gal took : 9 ms
[2023-03-19 00:57:45] [INFO ] Input system was already deterministic with 212 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 47/47 places, 216/216 transitions.
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 5 place count 42 transition count 196
Iterating global reduction 0 with 5 rules applied. Total rules applied 10 place count 42 transition count 196
Drop transitions removed 16 transitions
Redundant transition composition rules discarded 16 transitions
Iterating global reduction 0 with 16 rules applied. Total rules applied 26 place count 42 transition count 180
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 28 place count 40 transition count 172
Iterating global reduction 0 with 2 rules applied. Total rules applied 30 place count 40 transition count 172
Applied a total of 30 rules in 12 ms. Remains 40 /47 variables (removed 7) and now considering 172/216 (removed 44) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 13 ms. Remains : 40/47 places, 172/216 transitions.
[2023-03-19 00:57:45] [INFO ] Flatten gal took : 6 ms
[2023-03-19 00:57:45] [INFO ] Flatten gal took : 6 ms
[2023-03-19 00:57:45] [INFO ] Input system was already deterministic with 172 transitions.
Finished random walk after 706 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=706 )
FORMULA Szymanski-PT-a08-CTLFireability-06 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 47/47 places, 216/216 transitions.
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 5 place count 42 transition count 196
Iterating global reduction 0 with 5 rules applied. Total rules applied 10 place count 42 transition count 196
Applied a total of 10 rules in 2 ms. Remains 42 /47 variables (removed 5) and now considering 196/216 (removed 20) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 42/47 places, 196/216 transitions.
[2023-03-19 00:57:45] [INFO ] Flatten gal took : 5 ms
[2023-03-19 00:57:45] [INFO ] Flatten gal took : 6 ms
[2023-03-19 00:57:45] [INFO ] Input system was already deterministic with 196 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 47/47 places, 216/216 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 43 transition count 200
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 43 transition count 200
Drop transitions removed 16 transitions
Redundant transition composition rules discarded 16 transitions
Iterating global reduction 0 with 16 rules applied. Total rules applied 24 place count 43 transition count 184
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 26 place count 41 transition count 176
Iterating global reduction 0 with 2 rules applied. Total rules applied 28 place count 41 transition count 176
Applied a total of 28 rules in 13 ms. Remains 41 /47 variables (removed 6) and now considering 176/216 (removed 40) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 13 ms. Remains : 41/47 places, 176/216 transitions.
[2023-03-19 00:57:45] [INFO ] Flatten gal took : 5 ms
[2023-03-19 00:57:45] [INFO ] Flatten gal took : 5 ms
[2023-03-19 00:57:45] [INFO ] Input system was already deterministic with 176 transitions.
Starting structural reductions in LTL mode, iteration 0 : 47/47 places, 216/216 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 43 transition count 200
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 43 transition count 200
Applied a total of 8 rules in 2 ms. Remains 43 /47 variables (removed 4) and now considering 200/216 (removed 16) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 43/47 places, 200/216 transitions.
[2023-03-19 00:57:45] [INFO ] Flatten gal took : 6 ms
[2023-03-19 00:57:45] [INFO ] Flatten gal took : 6 ms
[2023-03-19 00:57:45] [INFO ] Input system was already deterministic with 200 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 47/47 places, 216/216 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 43 transition count 200
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 43 transition count 200
Drop transitions removed 16 transitions
Redundant transition composition rules discarded 16 transitions
Iterating global reduction 0 with 16 rules applied. Total rules applied 24 place count 43 transition count 184
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 25 place count 42 transition count 180
Iterating global reduction 0 with 1 rules applied. Total rules applied 26 place count 42 transition count 180
Applied a total of 26 rules in 12 ms. Remains 42 /47 variables (removed 5) and now considering 180/216 (removed 36) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 12 ms. Remains : 42/47 places, 180/216 transitions.
[2023-03-19 00:57:46] [INFO ] Flatten gal took : 5 ms
[2023-03-19 00:57:46] [INFO ] Flatten gal took : 5 ms
[2023-03-19 00:57:46] [INFO ] Input system was already deterministic with 180 transitions.
Starting structural reductions in LTL mode, iteration 0 : 47/47 places, 216/216 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 43 transition count 200
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 43 transition count 200
Applied a total of 8 rules in 2 ms. Remains 43 /47 variables (removed 4) and now considering 200/216 (removed 16) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 3 ms. Remains : 43/47 places, 200/216 transitions.
[2023-03-19 00:57:46] [INFO ] Flatten gal took : 6 ms
[2023-03-19 00:57:46] [INFO ] Flatten gal took : 6 ms
[2023-03-19 00:57:46] [INFO ] Input system was already deterministic with 200 transitions.
Starting structural reductions in LTL mode, iteration 0 : 47/47 places, 216/216 transitions.
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 5 place count 42 transition count 196
Iterating global reduction 0 with 5 rules applied. Total rules applied 10 place count 42 transition count 196
Applied a total of 10 rules in 2 ms. Remains 42 /47 variables (removed 5) and now considering 196/216 (removed 20) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 42/47 places, 196/216 transitions.
[2023-03-19 00:57:46] [INFO ] Flatten gal took : 6 ms
[2023-03-19 00:57:46] [INFO ] Flatten gal took : 6 ms
[2023-03-19 00:57:46] [INFO ] Input system was already deterministic with 196 transitions.
Starting structural reductions in LTL mode, iteration 0 : 47/47 places, 216/216 transitions.
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 5 place count 42 transition count 196
Iterating global reduction 0 with 5 rules applied. Total rules applied 10 place count 42 transition count 196
Applied a total of 10 rules in 2 ms. Remains 42 /47 variables (removed 5) and now considering 196/216 (removed 20) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 42/47 places, 196/216 transitions.
[2023-03-19 00:57:46] [INFO ] Flatten gal took : 6 ms
[2023-03-19 00:57:46] [INFO ] Flatten gal took : 6 ms
[2023-03-19 00:57:46] [INFO ] Input system was already deterministic with 196 transitions.
Starting structural reductions in LTL mode, iteration 0 : 47/47 places, 216/216 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 43 transition count 200
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 43 transition count 200
Applied a total of 8 rules in 1 ms. Remains 43 /47 variables (removed 4) and now considering 200/216 (removed 16) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2 ms. Remains : 43/47 places, 200/216 transitions.
[2023-03-19 00:57:46] [INFO ] Flatten gal took : 5 ms
[2023-03-19 00:57:46] [INFO ] Flatten gal took : 6 ms
[2023-03-19 00:57:46] [INFO ] Input system was already deterministic with 200 transitions.
[2023-03-19 00:57:46] [INFO ] Flatten gal took : 7 ms
[2023-03-19 00:57:46] [INFO ] Flatten gal took : 6 ms
[2023-03-19 00:57:46] [INFO ] Export to MCC of 12 properties in file /home/mcc/execution/CTLFireability.sr.xml took 2 ms.
[2023-03-19 00:57:46] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 47 places, 216 transitions and 860 arcs took 1 ms.
Total runtime 11098 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT Szymanski-PT-a08
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/372
CTLFireability

FORMULA Szymanski-PT-a08-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Szymanski-PT-a08-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Szymanski-PT-a08-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Szymanski-PT-a08-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Szymanski-PT-a08-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Szymanski-PT-a08-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Szymanski-PT-a08-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Szymanski-PT-a08-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Szymanski-PT-a08-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679187624360

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/372/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/372/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/372/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 1 (type EXCL) for 0 Szymanski-PT-a08-CTLFireability-01
lola: time limit : 144 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:754
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a08-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-11: DISJ 0 4 0 0 4 0 0 0
Szymanski-PT-a08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-13: CONJ 0 2 0 0 2 0 0 0
Szymanski-PT-a08-CTLFireability-15: CONJ 0 2 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/211 5/32 Szymanski-PT-a08-CTLFireability-01 1131129 m, 226225 m/sec, 4480035 t fired, .

Time elapsed: 5 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a08-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-11: DISJ 0 4 0 0 4 0 0 0
Szymanski-PT-a08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-13: CONJ 0 2 0 0 2 0 0 0
Szymanski-PT-a08-CTLFireability-15: CONJ 0 2 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/211 10/32 Szymanski-PT-a08-CTLFireability-01 2205827 m, 214939 m/sec, 8652690 t fired, .

Time elapsed: 10 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a08-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-11: DISJ 0 4 0 0 4 0 0 0
Szymanski-PT-a08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-13: CONJ 0 2 0 0 2 0 0 0
Szymanski-PT-a08-CTLFireability-15: CONJ 0 2 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/211 15/32 Szymanski-PT-a08-CTLFireability-01 3501785 m, 259191 m/sec, 13015897 t fired, .

Time elapsed: 15 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a08-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-11: DISJ 0 4 0 0 4 0 0 0
Szymanski-PT-a08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-13: CONJ 0 2 0 0 2 0 0 0
Szymanski-PT-a08-CTLFireability-15: CONJ 0 2 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/211 20/32 Szymanski-PT-a08-CTLFireability-01 4728448 m, 245332 m/sec, 17215431 t fired, .

Time elapsed: 20 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a08-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-11: DISJ 0 4 0 0 4 0 0 0
Szymanski-PT-a08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-13: CONJ 0 2 0 0 2 0 0 0
Szymanski-PT-a08-CTLFireability-15: CONJ 0 2 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/211 25/32 Szymanski-PT-a08-CTLFireability-01 5922894 m, 238889 m/sec, 21325975 t fired, .

Time elapsed: 25 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a08-CTLFireability-01: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-11: DISJ 0 4 0 0 4 0 0 0
Szymanski-PT-a08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-13: CONJ 0 2 0 0 2 0 0 0
Szymanski-PT-a08-CTLFireability-15: CONJ 0 2 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/211 30/32 Szymanski-PT-a08-CTLFireability-01 7153066 m, 246034 m/sec, 25446863 t fired, .

Time elapsed: 30 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 12
lola: CANCELED task # 1 (type EXCL) for Szymanski-PT-a08-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-11: DISJ 0 4 0 0 4 0 0 0
Szymanski-PT-a08-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-13: CONJ 0 2 0 0 2 0 0 0
Szymanski-PT-a08-CTLFireability-15: CONJ 0 2 0 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 35 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: LAUNCH task # 56 (type EXCL) for 49 Szymanski-PT-a08-CTLFireability-15
lola: time limit : 222 sec
lola: memory limit: 32 pages
lola: FINISHED task # 56 (type EXCL) for Szymanski-PT-a08-CTLFireability-15
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 54 (type EXCL) for 49 Szymanski-PT-a08-CTLFireability-15
lola: time limit : 237 sec
lola: memory limit: 32 pages
lola: FINISHED task # 54 (type EXCL) for Szymanski-PT-a08-CTLFireability-15
lola: result : true
lola: markings : 20
lola: fired transitions : 24
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 45 (type EXCL) for 42 Szymanski-PT-a08-CTLFireability-13
lola: time limit : 254 sec
lola: memory limit: 32 pages
lola: FINISHED task # 45 (type EXCL) for Szymanski-PT-a08-CTLFireability-13
lola: result : true
lola: markings : 96
lola: fired transitions : 120
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 40 (type EXCL) for 39 Szymanski-PT-a08-CTLFireability-12
lola: time limit : 274 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for Szymanski-PT-a08-CTLFireability-12
lola: result : true
lola: markings : 4
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 24 Szymanski-PT-a08-CTLFireability-11
lola: time limit : 297 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL) for Szymanski-PT-a08-CTLFireability-11
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 24 Szymanski-PT-a08-CTLFireability-11
lola: time limit : 356 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL) for Szymanski-PT-a08-CTLFireability-11
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 Szymanski-PT-a08-CTLFireability-09
lola: time limit : 396 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a08-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-11: DISJ 0 1 0 0 6 0 0 1
Szymanski-PT-a08-CTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 5/396 5/32 Szymanski-PT-a08-CTLFireability-09 1154013 m, 230802 m/sec, 4614406 t fired, .

Time elapsed: 40 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a08-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-11: DISJ 0 1 0 0 6 0 0 1
Szymanski-PT-a08-CTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 10/396 7/32 Szymanski-PT-a08-CTLFireability-09 1539970 m, 77191 m/sec, 8732538 t fired, .

Time elapsed: 45 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a08-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-11: DISJ 0 1 0 0 6 0 0 1
Szymanski-PT-a08-CTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 15/396 7/32 Szymanski-PT-a08-CTLFireability-09 1539970 m, 0 m/sec, 12798867 t fired, .

Time elapsed: 50 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a08-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-11: DISJ 0 1 0 0 6 0 0 1
Szymanski-PT-a08-CTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 20/396 12/32 Szymanski-PT-a08-CTLFireability-09 2890104 m, 270026 m/sec, 17494200 t fired, .

Time elapsed: 55 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: FINISHED task # 19 (type EXCL) for Szymanski-PT-a08-CTLFireability-09
lola: result : true
lola: markings : 4049694
lola: fired transitions : 21447879
lola: time used : 25.000000
lola: memory pages used : 17
lola: LAUNCH task # 13 (type EXCL) for 12 Szymanski-PT-a08-CTLFireability-07
lola: time limit : 442 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for Szymanski-PT-a08-CTLFireability-07
lola: result : false
lola: markings : 388
lola: fired transitions : 504
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 Szymanski-PT-a08-CTLFireability-05
lola: time limit : 505 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for Szymanski-PT-a08-CTLFireability-05
lola: result : true
lola: markings : 15
lola: fired transitions : 16
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 Szymanski-PT-a08-CTLFireability-03
lola: time limit : 590 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a08-CTLFireability-05: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-07: CTL false CTL model checker
Szymanski-PT-a08-CTLFireability-09: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-11: DISJ 0 1 0 0 6 0 0 1
Szymanski-PT-a08-CTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 0/590 1/32 Szymanski-PT-a08-CTLFireability-03 28773 m, 5754 m/sec, 80334 t fired, .

Time elapsed: 60 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a08-CTLFireability-05: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-07: CTL false CTL model checker
Szymanski-PT-a08-CTLFireability-09: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-11: DISJ 0 1 0 0 6 0 0 1
Szymanski-PT-a08-CTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/590 5/32 Szymanski-PT-a08-CTLFireability-03 1164871 m, 227219 m/sec, 4677276 t fired, .

Time elapsed: 65 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a08-CTLFireability-05: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-07: CTL false CTL model checker
Szymanski-PT-a08-CTLFireability-09: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-11: DISJ 0 1 0 0 6 0 0 1
Szymanski-PT-a08-CTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/590 10/32 Szymanski-PT-a08-CTLFireability-03 2315921 m, 230210 m/sec, 9018439 t fired, .

Time elapsed: 70 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a08-CTLFireability-05: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-07: CTL false CTL model checker
Szymanski-PT-a08-CTLFireability-09: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-11: DISJ 0 1 0 0 6 0 0 1
Szymanski-PT-a08-CTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/590 15/32 Szymanski-PT-a08-CTLFireability-03 3621760 m, 261167 m/sec, 13424489 t fired, .

Time elapsed: 75 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a08-CTLFireability-05: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-07: CTL false CTL model checker
Szymanski-PT-a08-CTLFireability-09: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-11: DISJ 0 1 0 0 6 0 0 1
Szymanski-PT-a08-CTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/590 20/32 Szymanski-PT-a08-CTLFireability-03 4863727 m, 248393 m/sec, 17683482 t fired, .

Time elapsed: 80 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a08-CTLFireability-05: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-07: CTL false CTL model checker
Szymanski-PT-a08-CTLFireability-09: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-11: DISJ 0 1 0 0 6 0 0 1
Szymanski-PT-a08-CTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 25/590 25/32 Szymanski-PT-a08-CTLFireability-03 6081585 m, 243571 m/sec, 21864715 t fired, .

Time elapsed: 85 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a08-CTLFireability-05: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-07: CTL false CTL model checker
Szymanski-PT-a08-CTLFireability-09: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-11: DISJ 0 1 0 0 6 0 0 1
Szymanski-PT-a08-CTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 30/590 30/32 Szymanski-PT-a08-CTLFireability-03 7341325 m, 251948 m/sec, 26065484 t fired, .

Time elapsed: 90 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: CANCELED task # 7 (type EXCL) for Szymanski-PT-a08-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a08-CTLFireability-05: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-07: CTL false CTL model checker
Szymanski-PT-a08-CTLFireability-09: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a08-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-11: DISJ 0 1 0 0 6 0 0 1
Szymanski-PT-a08-CTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 95 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: LAUNCH task # 4 (type EXCL) for 3 Szymanski-PT-a08-CTLFireability-02
lola: time limit : 701 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for Szymanski-PT-a08-CTLFireability-02
lola: result : false
lola: markings : 223
lola: fired transitions : 263
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 27 (type EXCL) for 24 Szymanski-PT-a08-CTLFireability-11
lola: time limit : 876 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a08-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-a08-CTLFireability-05: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-07: CTL false CTL model checker
Szymanski-PT-a08-CTLFireability-09: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-11: DISJ 0 0 1 0 6 0 0 1
Szymanski-PT-a08-CTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 5/876 5/32 Szymanski-PT-a08-CTLFireability-11 1150215 m, 230043 m/sec, 4591940 t fired, .

Time elapsed: 100 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a08-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-a08-CTLFireability-05: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-07: CTL false CTL model checker
Szymanski-PT-a08-CTLFireability-09: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-11: DISJ 0 0 1 0 6 0 0 1
Szymanski-PT-a08-CTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 10/876 10/32 Szymanski-PT-a08-CTLFireability-11 2264635 m, 222884 m/sec, 8848936 t fired, .

Time elapsed: 105 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a08-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-a08-CTLFireability-05: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-07: CTL false CTL model checker
Szymanski-PT-a08-CTLFireability-09: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-11: DISJ 0 0 1 0 6 0 0 1
Szymanski-PT-a08-CTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 15/876 15/32 Szymanski-PT-a08-CTLFireability-11 3574799 m, 262032 m/sec, 13264629 t fired, .

Time elapsed: 110 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a08-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-a08-CTLFireability-05: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-07: CTL false CTL model checker
Szymanski-PT-a08-CTLFireability-09: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-11: DISJ 0 0 1 0 6 0 0 1
Szymanski-PT-a08-CTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 20/876 20/32 Szymanski-PT-a08-CTLFireability-11 4796362 m, 244312 m/sec, 17449516 t fired, .

Time elapsed: 115 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a08-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-a08-CTLFireability-05: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-07: CTL false CTL model checker
Szymanski-PT-a08-CTLFireability-09: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-11: DISJ 0 0 1 0 6 0 0 1
Szymanski-PT-a08-CTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 25/876 25/32 Szymanski-PT-a08-CTLFireability-11 5970213 m, 234770 m/sec, 21484216 t fired, .

Time elapsed: 120 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a08-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-a08-CTLFireability-05: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-07: CTL false CTL model checker
Szymanski-PT-a08-CTLFireability-09: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-11: DISJ 0 0 1 0 6 0 0 1
Szymanski-PT-a08-CTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
27 CTL EXCL 30/876 30/32 Szymanski-PT-a08-CTLFireability-11 7179165 m, 241790 m/sec, 25532311 t fired, .

Time elapsed: 125 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: CANCELED task # 27 (type EXCL) for Szymanski-PT-a08-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a08-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-a08-CTLFireability-05: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-07: CTL false CTL model checker
Szymanski-PT-a08-CTLFireability-09: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-11: DISJ 0 0 0 0 6 0 1 1
Szymanski-PT-a08-CTLFireability-13: CONJ 0 1 0 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 130 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: LAUNCH task # 47 (type EXCL) for 42 Szymanski-PT-a08-CTLFireability-13
lola: time limit : 1156 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a08-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-a08-CTLFireability-05: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-07: CTL false CTL model checker
Szymanski-PT-a08-CTLFireability-09: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-11: DISJ 0 0 0 0 6 0 1 1
Szymanski-PT-a08-CTLFireability-13: CONJ 0 0 1 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 5/1156 5/32 Szymanski-PT-a08-CTLFireability-13 1155574 m, 231114 m/sec, 4623291 t fired, .

Time elapsed: 135 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a08-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-a08-CTLFireability-05: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-07: CTL false CTL model checker
Szymanski-PT-a08-CTLFireability-09: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-11: DISJ 0 0 0 0 6 0 1 1
Szymanski-PT-a08-CTLFireability-13: CONJ 0 0 1 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 10/1156 7/32 Szymanski-PT-a08-CTLFireability-13 1476508 m, 64186 m/sec, 8588921 t fired, .

Time elapsed: 140 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a08-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-a08-CTLFireability-05: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-07: CTL false CTL model checker
Szymanski-PT-a08-CTLFireability-09: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a08-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-11: DISJ 0 0 0 0 6 0 1 1
Szymanski-PT-a08-CTLFireability-13: CONJ 0 0 1 0 3 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
47 CTL EXCL 15/1156 7/32 Szymanski-PT-a08-CTLFireability-13 1476508 m, 0 m/sec, 12590061 t fired, .

Time elapsed: 145 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: FINISHED task # 47 (type EXCL) for Szymanski-PT-a08-CTLFireability-13
lola: result : true
lola: markings : 1476508
lola: fired transitions : 12766443
lola: time used : 15.000000
lola: memory pages used : 7
lola: LAUNCH task # 16 (type EXCL) for 15 Szymanski-PT-a08-CTLFireability-08
lola: time limit : 1727 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for Szymanski-PT-a08-CTLFireability-08
lola: result : true
lola: markings : 134
lola: fired transitions : 718
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 Szymanski-PT-a08-CTLFireability-10
lola: time limit : 3455 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a08-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-a08-CTLFireability-05: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-07: CTL false CTL model checker
Szymanski-PT-a08-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-09: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-13: CONJ true CONJ
Szymanski-PT-a08-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a08-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-11: DISJ 0 0 0 0 6 0 1 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 5/3455 3/32 Szymanski-PT-a08-CTLFireability-10 704946 m, 140989 m/sec, 4506705 t fired, .

Time elapsed: 150 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a08-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-a08-CTLFireability-05: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-07: CTL false CTL model checker
Szymanski-PT-a08-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-09: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-13: CONJ true CONJ
Szymanski-PT-a08-CTLFireability-15: CONJ true CONJ

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-a08-CTLFireability-01: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a08-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
Szymanski-PT-a08-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-a08-CTLFireability-11: DISJ 0 0 0 0 6 0 1 1

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 10/3455 6/32 Szymanski-PT-a08-CTLFireability-10 1283649 m, 115740 m/sec, 8666869 t fired, .

Time elapsed: 155 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 12
lola: FINISHED task # 22 (type EXCL) for Szymanski-PT-a08-CTLFireability-10
lola: result : false
lola: markings : 1481660
lola: fired transitions : 10106402
lola: time used : 12.000000
lola: memory pages used : 7
lola: Portfolio finished: no open tasks 12

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-a08-CTLFireability-01: CTL unknown AGGR
Szymanski-PT-a08-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-a08-CTLFireability-03: CTL unknown AGGR
Szymanski-PT-a08-CTLFireability-05: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-07: CTL false CTL model checker
Szymanski-PT-a08-CTLFireability-08: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-09: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-10: CTL false CTL model checker
Szymanski-PT-a08-CTLFireability-11: DISJ unknown DISJ
Szymanski-PT-a08-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-a08-CTLFireability-13: CONJ true CONJ
Szymanski-PT-a08-CTLFireability-15: CONJ true CONJ


Time elapsed: 157 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Szymanski-PT-a08"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is Szymanski-PT-a08, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r487-tall-167912703100426"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/Szymanski-PT-a08.tgz
mv Szymanski-PT-a08 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;