About the Execution of LoLA for UtilityControlRoom-PT-Z4T4N10
Execution Summary | |||||
Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
6471.783 | 567361.00 | 552158.00 | 1586.50 | T??T?T???FF?F?FF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r486-tall-167912702301218.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is UtilityControlRoom-PT-Z4T4N10, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r486-tall-167912702301218
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 2.6M
-rw-r--r-- 1 mcc users 55K Feb 26 14:57 CTLCardinality.txt
-rw-r--r-- 1 mcc users 271K Feb 26 14:57 CTLCardinality.xml
-rw-r--r-- 1 mcc users 139K Feb 26 14:54 CTLFireability.txt
-rw-r--r-- 1 mcc users 525K Feb 26 14:54 CTLFireability.xml
-rw-r--r-- 1 mcc users 15K Feb 25 17:26 LTLCardinality.txt
-rw-r--r-- 1 mcc users 54K Feb 25 17:26 LTLCardinality.xml
-rw-r--r-- 1 mcc users 48K Feb 25 17:26 LTLFireability.txt
-rw-r--r-- 1 mcc users 132K Feb 25 17:26 LTLFireability.xml
-rw-r--r-- 1 mcc users 71K Feb 26 15:08 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 329K Feb 26 15:08 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 141K Feb 26 15:06 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 477K Feb 26 15:06 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 6.1K Feb 25 17:26 UpperBounds.txt
-rw-r--r-- 1 mcc users 13K Feb 25 17:26 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 8 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 319K Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME UtilityControlRoom-PT-Z4T4N10-CTLFireability-00
FORMULA_NAME UtilityControlRoom-PT-Z4T4N10-CTLFireability-01
FORMULA_NAME UtilityControlRoom-PT-Z4T4N10-CTLFireability-02
FORMULA_NAME UtilityControlRoom-PT-Z4T4N10-CTLFireability-03
FORMULA_NAME UtilityControlRoom-PT-Z4T4N10-CTLFireability-04
FORMULA_NAME UtilityControlRoom-PT-Z4T4N10-CTLFireability-05
FORMULA_NAME UtilityControlRoom-PT-Z4T4N10-CTLFireability-06
FORMULA_NAME UtilityControlRoom-PT-Z4T4N10-CTLFireability-07
FORMULA_NAME UtilityControlRoom-PT-Z4T4N10-CTLFireability-08
FORMULA_NAME UtilityControlRoom-PT-Z4T4N10-CTLFireability-09
FORMULA_NAME UtilityControlRoom-PT-Z4T4N10-CTLFireability-10
FORMULA_NAME UtilityControlRoom-PT-Z4T4N10-CTLFireability-11
FORMULA_NAME UtilityControlRoom-PT-Z4T4N10-CTLFireability-12
FORMULA_NAME UtilityControlRoom-PT-Z4T4N10-CTLFireability-13
FORMULA_NAME UtilityControlRoom-PT-Z4T4N10-CTLFireability-14
FORMULA_NAME UtilityControlRoom-PT-Z4T4N10-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1679289115990
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=UtilityControlRoom-PT-Z4T4N10
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT UtilityControlRoom-PT-Z4T4N10
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
FORMULA UtilityControlRoom-PT-Z4T4N10-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z4T4N10-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z4T4N10-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z4T4N10-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z4T4N10-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z4T4N10-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z4T4N10-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z4T4N10-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1679289683351
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:116
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 7 (type EXCL) for 6 UtilityControlRoom-PT-Z4T4N10-CTLFireability-02
lola: time limit : 94 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 81 (type SKEL/FNDP) for 24 UtilityControlRoom-PT-Z4T4N10-CTLFireability-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 82 (type SKEL/EQUN) for 24 UtilityControlRoom-PT-Z4T4N10-CTLFireability-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 83 (type SKEL/SRCH) for 24 UtilityControlRoom-PT-Z4T4N10-CTLFireability-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 83 (type SKEL/SRCH) for UtilityControlRoom-PT-Z4T4N10-CTLFireability-08
lola: result : true
lola: markings : 5
lola: fired transitions : 4
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 81 (type FNDP) for UtilityControlRoom-PT-Z4T4N10-CTLFireability-08 (obsolete)
lola: CANCELED task # 82 (type EQUN) for UtilityControlRoom-PT-Z4T4N10-CTLFireability-08 (obsolete)
lola: FINISHED task # 81 (type SKEL/FNDP) for UtilityControlRoom-PT-Z4T4N10-CTLFireability-08
lola: result : true
lola: fired transitions : 3
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
sara: try reading problem file /home/mcc/execution/CTLFireability-82.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 82 (type SKEL/EQUN) for UtilityControlRoom-PT-Z4T4N10-CTLFireability-08
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:754
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 86 (type FNDP) for 24 UtilityControlRoom-PT-Z4T4N10-CTLFireability-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 87 (type EQUN) for 24 UtilityControlRoom-PT-Z4T4N10-CTLFireability-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 89 (type SRCH) for 24 UtilityControlRoom-PT-Z4T4N10-CTLFireability-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: FINISHED task # 89 (type SRCH) for UtilityControlRoom-PT-Z4T4N10-CTLFireability-08
lola: result : true
lola: markings : 3
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 86 (type FNDP) for UtilityControlRoom-PT-Z4T4N10-CTLFireability-08 (obsolete)
lola: CANCELED task # 87 (type EQUN) for UtilityControlRoom-PT-Z4T4N10-CTLFireability-08 (obsolete)
lola: FINISHED task # 86 (type FNDP) for UtilityControlRoom-PT-Z4T4N10-CTLFireability-08
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
sara: try reading problem file /home/mcc/execution/CTLFireability-87.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 87 (type EQUN) for UtilityControlRoom-PT-Z4T4N10-CTLFireability-08
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:715
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:714
lola: LAUNCH task # 90 (type SKEL/SRCH) for 70 UtilityControlRoom-PT-Z4T4N10-CTLFireability-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 90 (type SKEL/SRCH) for UtilityControlRoom-PT-Z4T4N10-CTLFireability-14
lola: result : true
lola: markings : 4
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 4 0 0 4 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/163 5/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-02 965994 m, 193198 m/sec, 1949723 t fired, .
Time elapsed: 11 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 4 0 0 4 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/163 9/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-02 1984422 m, 203685 m/sec, 4034300 t fired, .
Time elapsed: 16 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 4 0 0 4 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/163 13/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-02 2807956 m, 164706 m/sec, 6103586 t fired, .
Time elapsed: 21 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 4 0 0 4 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/163 17/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-02 3735317 m, 185472 m/sec, 8124415 t fired, .
Time elapsed: 26 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 4 0 0 4 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 25/163 21/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-02 4505079 m, 153952 m/sec, 10109188 t fired, .
Time elapsed: 31 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 4 0 0 4 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 30/163 24/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-02 5315592 m, 162102 m/sec, 12098057 t fired, .
Time elapsed: 36 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 4 0 0 4 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 35/163 27/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-02 5973499 m, 131581 m/sec, 14065727 t fired, .
Time elapsed: 41 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 4 0 0 4 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 40/163 31/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-02 6884284 m, 182157 m/sec, 16040222 t fired, .
Time elapsed: 46 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for UtilityControlRoom-PT-Z4T4N10-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 4 0 0 4 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 51 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 85 (type EXCL) for 42 UtilityControlRoom-PT-Z4T4N10-CTLFireability-10
lola: time limit : 169 sec
lola: memory limit: 32 pages
lola: FINISHED task # 85 (type EXCL) for UtilityControlRoom-PT-Z4T4N10-CTLFireability-10
lola: result : true
lola: markings : 86
lola: fired transitions : 86
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 78 (type EXCL) for 77 UtilityControlRoom-PT-Z4T4N10-CTLFireability-15
lola: time limit : 186 sec
lola: memory limit: 32 pages
lola: FINISHED task # 78 (type EXCL) for UtilityControlRoom-PT-Z4T4N10-CTLFireability-15
lola: result : false
lola: markings : 586
lola: fired transitions : 753
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 73 (type EXCL) for 70 UtilityControlRoom-PT-Z4T4N10-CTLFireability-14
lola: time limit : 197 sec
lola: memory limit: 32 pages
lola: FINISHED task # 73 (type EXCL) for UtilityControlRoom-PT-Z4T4N10-CTLFireability-14
lola: result : true
lola: markings : 4
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 68 (type EXCL) for 67 UtilityControlRoom-PT-Z4T4N10-CTLFireability-13
lola: time limit : 208 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 4 0 0 4 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 CTL EXCL 5/208 6/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-13 680124 m, 136024 m/sec, 1899489 t fired, .
Time elapsed: 56 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 4 0 0 4 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 CTL EXCL 10/208 11/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-13 1308915 m, 125758 m/sec, 3742037 t fired, .
Time elapsed: 61 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 4 0 0 4 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 CTL EXCL 15/208 16/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-13 1915206 m, 121258 m/sec, 5543013 t fired, .
Time elapsed: 66 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 4 0 0 4 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 CTL EXCL 20/208 20/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-13 2508029 m, 118564 m/sec, 7328817 t fired, .
Time elapsed: 71 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 4 0 0 4 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 CTL EXCL 25/208 25/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-13 3089674 m, 116329 m/sec, 9098498 t fired, .
Time elapsed: 76 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 4 0 0 4 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
68 CTL EXCL 30/208 29/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-13 3669215 m, 115908 m/sec, 10874884 t fired, .
Time elapsed: 81 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 68 (type EXCL) for UtilityControlRoom-PT-Z4T4N10-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 4 0 0 4 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 86 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 63 (type EXCL) for 52 UtilityControlRoom-PT-Z4T4N10-CTLFireability-12
lola: time limit : 219 sec
lola: memory limit: 32 pages
lola: FINISHED task # 63 (type EXCL) for UtilityControlRoom-PT-Z4T4N10-CTLFireability-12
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 61 (type EXCL) for 52 UtilityControlRoom-PT-Z4T4N10-CTLFireability-12
lola: time limit : 234 sec
lola: memory limit: 32 pages
lola: FINISHED task # 61 (type EXCL) for UtilityControlRoom-PT-Z4T4N10-CTLFireability-12
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 57 (type EXCL) for 52 UtilityControlRoom-PT-Z4T4N10-CTLFireability-12
lola: time limit : 251 sec
lola: memory limit: 32 pages
lola: FINISHED task # 57 (type EXCL) for UtilityControlRoom-PT-Z4T4N10-CTLFireability-12
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 50 (type EXCL) for 49 UtilityControlRoom-PT-Z4T4N10-CTLFireability-11
lola: time limit : 270 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 5/270 4/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-11 528963 m, 105792 m/sec, 1757359 t fired, .
Time elapsed: 91 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 10/270 8/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-11 995282 m, 93263 m/sec, 3406493 t fired, .
Time elapsed: 96 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 15/270 11/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-11 1442539 m, 89451 m/sec, 5029627 t fired, .
Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 20/270 14/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-11 1873460 m, 86184 m/sec, 6628937 t fired, .
Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 25/270 17/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-11 2307098 m, 86727 m/sec, 8214714 t fired, .
Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 30/270 20/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-11 2777915 m, 94163 m/sec, 9774042 t fired, .
Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 35/270 23/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-11 3215906 m, 87598 m/sec, 11304790 t fired, .
Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 40/270 25/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-11 3639234 m, 84665 m/sec, 12830693 t fired, .
Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 45/270 28/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-11 4086179 m, 89389 m/sec, 14373187 t fired, .
Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 CTL EXCL 50/270 31/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-11 4542120 m, 91188 m/sec, 15914452 t fired, .
Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 50 (type EXCL) for UtilityControlRoom-PT-Z4T4N10-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 40 (type EXCL) for 35 UtilityControlRoom-PT-Z4T4N10-CTLFireability-09
lola: time limit : 288 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for UtilityControlRoom-PT-Z4T4N10-CTLFireability-09
lola: result : false
lola: markings : 386108
lola: fired transitions : 876076
lola: time used : 3.000000
lola: memory pages used : 3
lola: LAUNCH task # 19 (type EXCL) for 18 UtilityControlRoom-PT-Z4T4N10-CTLFireability-06
lola: time limit : 345 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 2/345 3/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-06 440881 m, 88176 m/sec, 559231 t fired, .
Time elapsed: 146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 7/345 7/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-06 1306439 m, 173111 m/sec, 1875422 t fired, .
Time elapsed: 151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 12/345 10/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-06 1965612 m, 131834 m/sec, 3583197 t fired, .
Time elapsed: 156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 17/345 13/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-06 2632736 m, 133424 m/sec, 5233412 t fired, .
Time elapsed: 161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 22/345 15/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-06 3190853 m, 111623 m/sec, 7109767 t fired, .
Time elapsed: 166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 27/345 18/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-06 3726222 m, 107073 m/sec, 8975949 t fired, .
Time elapsed: 171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 32/345 21/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-06 4405607 m, 135877 m/sec, 10594096 t fired, .
Time elapsed: 176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 37/345 23/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-06 4948317 m, 108542 m/sec, 12472700 t fired, .
Time elapsed: 181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 42/345 25/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-06 5490619 m, 108460 m/sec, 14334782 t fired, .
Time elapsed: 186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 47/345 28/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-06 6010512 m, 103978 m/sec, 16216471 t fired, .
Time elapsed: 191 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 52/345 30/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-06 6520507 m, 101999 m/sec, 18084630 t fired, .
Time elapsed: 196 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 19 (type EXCL) for UtilityControlRoom-PT-Z4T4N10-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 201 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 16 (type EXCL) for 15 UtilityControlRoom-PT-Z4T4N10-CTLFireability-05
lola: time limit : 377 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for UtilityControlRoom-PT-Z4T4N10-CTLFireability-05
lola: result : true
lola: markings : 169778
lola: fired transitions : 364505
lola: time used : 2.000000
lola: memory pages used : 2
lola: LAUNCH task # 13 (type EXCL) for 12 UtilityControlRoom-PT-Z4T4N10-CTLFireability-04
lola: time limit : 424 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 3/424 3/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-04 385085 m, 77017 m/sec, 1065254 t fired, .
Time elapsed: 206 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 8/424 6/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-04 859476 m, 94878 m/sec, 2448775 t fired, .
Time elapsed: 211 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 13/424 10/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-04 1332026 m, 94510 m/sec, 3810302 t fired, .
Time elapsed: 216 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 18/424 13/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-04 1794941 m, 92583 m/sec, 5152983 t fired, .
Time elapsed: 221 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 23/424 16/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-04 2255237 m, 92059 m/sec, 6480704 t fired, .
Time elapsed: 226 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 28/424 18/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-04 2692583 m, 87469 m/sec, 7784262 t fired, .
Time elapsed: 231 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 33/424 21/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-04 3126451 m, 86773 m/sec, 9080730 t fired, .
Time elapsed: 236 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 38/424 24/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-04 3548695 m, 84448 m/sec, 10357830 t fired, .
Time elapsed: 241 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 43/424 27/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-04 3961014 m, 82463 m/sec, 11602016 t fired, .
Time elapsed: 246 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 48/424 29/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-04 4380991 m, 83995 m/sec, 12865735 t fired, .
Time elapsed: 251 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 53/424 32/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-04 4800818 m, 83965 m/sec, 14138347 t fired, .
Time elapsed: 256 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 13 (type EXCL) for UtilityControlRoom-PT-Z4T4N10-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 261 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 UtilityControlRoom-PT-Z4T4N10-CTLFireability-01
lola: time limit : 477 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 EG EXCL 5/477 2/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-01 278839 m, 55767 m/sec, 2127843 t fired, .
Time elapsed: 266 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 EG EXCL 10/477 3/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-01 512037 m, 46639 m/sec, 4001064 t fired, .
Time elapsed: 271 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 EG EXCL 15/477 4/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-01 668133 m, 31219 m/sec, 5605147 t fired, .
Time elapsed: 276 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 EG EXCL 20/477 5/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-01 880477 m, 42468 m/sec, 7318864 t fired, .
Time elapsed: 281 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 EG EXCL 25/477 6/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-01 1096262 m, 43157 m/sec, 9112440 t fired, .
Time elapsed: 286 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 EG EXCL 30/477 6/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-01 1297935 m, 40334 m/sec, 11021102 t fired, .
Time elapsed: 291 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 EG EXCL 35/477 8/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-01 1533219 m, 47056 m/sec, 13065086 t fired, .
Time elapsed: 296 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 EG EXCL 40/477 9/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-01 1781684 m, 49693 m/sec, 15162672 t fired, .
Time elapsed: 301 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 EG EXCL 45/477 9/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-01 1933361 m, 30335 m/sec, 16745252 t fired, .
Time elapsed: 306 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 EG EXCL 50/477 10/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-01 2030903 m, 19508 m/sec, 17891306 t fired, .
Time elapsed: 311 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 EG EXCL 55/477 10/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-01 2171295 m, 28078 m/sec, 19262276 t fired, .
Time elapsed: 316 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 EG EXCL 60/477 11/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-01 2298458 m, 25432 m/sec, 20733657 t fired, .
Time elapsed: 321 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 EG EXCL 65/477 11/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-01 2400763 m, 20461 m/sec, 22108663 t fired, .
Time elapsed: 326 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 EG EXCL 70/477 12/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-01 2623116 m, 44470 m/sec, 23903228 t fired, .
Time elapsed: 331 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 EG EXCL 75/477 13/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-01 2854619 m, 46300 m/sec, 25803144 t fired, .
Time elapsed: 336 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 EG EXCL 80/477 14/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-01 3034995 m, 36075 m/sec, 27421704 t fired, .
Time elapsed: 341 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 EG EXCL 85/477 15/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-01 3226156 m, 38232 m/sec, 28984597 t fired, .
Time elapsed: 346 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 EG EXCL 90/477 16/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-01 3439175 m, 42603 m/sec, 30652100 t fired, .
Time elapsed: 351 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 EG EXCL 95/477 17/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-01 3632479 m, 38660 m/sec, 32397479 t fired, .
Time elapsed: 356 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 EG EXCL 100/477 18/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-01 3857530 m, 45010 m/sec, 34258654 t fired, .
Time elapsed: 361 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 EG EXCL 105/477 19/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-01 4095903 m, 47674 m/sec, 36241209 t fired, .
Time elapsed: 366 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 EG EXCL 110/477 19/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-01 4243785 m, 29576 m/sec, 37745440 t fired, .
Time elapsed: 371 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 EG EXCL 115/477 20/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-01 4399600 m, 31163 m/sec, 39305325 t fired, .
Time elapsed: 376 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 EG EXCL 120/477 21/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-01 4537849 m, 27649 m/sec, 40774097 t fired, .
Time elapsed: 381 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 EG EXCL 126/477 21/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-01 4685996 m, 29629 m/sec, 42240708 t fired, .
Time elapsed: 387 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 EG EXCL 131/477 22/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-01 4801192 m, 23039 m/sec, 43612718 t fired, .
Time elapsed: 392 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 EG EXCL 136/477 22/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-01 4977394 m, 35240 m/sec, 45234122 t fired, .
Time elapsed: 397 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 EG EXCL 141/477 24/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-01 5217593 m, 48039 m/sec, 47119023 t fired, .
Time elapsed: 402 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 EG EXCL 146/477 24/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-01 5403647 m, 37210 m/sec, 48732510 t fired, .
Time elapsed: 407 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 EG EXCL 151/477 25/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-01 5562505 m, 31771 m/sec, 50289709 t fired, .
Time elapsed: 412 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 EG EXCL 156/477 26/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-01 5767009 m, 40900 m/sec, 51950672 t fired, .
Time elapsed: 417 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 EG EXCL 161/477 27/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-01 5967973 m, 40192 m/sec, 53674908 t fired, .
Time elapsed: 422 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 EG EXCL 166/477 28/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-01 6168177 m, 40040 m/sec, 55557258 t fired, .
Time elapsed: 427 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 EG EXCL 171/477 29/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-01 6403060 m, 46976 m/sec, 57584509 t fired, .
Time elapsed: 432 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 EG EXCL 176/477 30/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-01 6609950 m, 41378 m/sec, 59467354 t fired, .
Time elapsed: 437 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 EG EXCL 181/477 30/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-01 6716689 m, 21347 m/sec, 60721647 t fired, .
Time elapsed: 442 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 EG EXCL 186/477 31/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-01 6871907 m, 31043 m/sec, 62280990 t fired, .
Time elapsed: 447 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 EG EXCL 191/477 31/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-01 7032353 m, 32089 m/sec, 63755822 t fired, .
Time elapsed: 452 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 EG EXCL 196/477 32/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-01 7159504 m, 25430 m/sec, 65228080 t fired, .
Time elapsed: 457 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
4 EG EXCL 201/477 32/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-01 7257414 m, 19582 m/sec, 66591205 t fired, .
Time elapsed: 462 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 4 (type EXCL) for UtilityControlRoom-PT-Z4T4N10-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 1 0 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ 0 1 0 0 7 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ 0 1 0 0 3 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 467 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 65 (type EXCL) for 52 UtilityControlRoom-PT-Z4T4N10-CTLFireability-12
lola: time limit : 522 sec
lola: memory limit: 32 pages
lola: FINISHED task # 65 (type EXCL) for UtilityControlRoom-PT-Z4T4N10-CTLFireability-12
lola: result : false
lola: markings : 44
lola: fired transitions : 88
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 75 (type EXCL) for 70 UtilityControlRoom-PT-Z4T4N10-CTLFireability-14
lola: time limit : 626 sec
lola: memory limit: 32 pages
lola: FINISHED task # 75 (type EXCL) for UtilityControlRoom-PT-Z4T4N10-CTLFireability-14
lola: result : false
lola: markings : 34
lola: fired transitions : 68
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 UtilityControlRoom-PT-Z4T4N10-CTLFireability-03
lola: time limit : 783 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for UtilityControlRoom-PT-Z4T4N10-CTLFireability-03
lola: result : true
lola: markings : 3246
lola: fired transitions : 4746
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 33 (type EXCL) for 24 UtilityControlRoom-PT-Z4T4N10-CTLFireability-08
lola: time limit : 1044 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 0 1 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 5/1044 6/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-08 1030011 m, 206002 m/sec, 3211403 t fired, .
Time elapsed: 472 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 0 1 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 10/1044 10/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-08 1911412 m, 176280 m/sec, 6119186 t fired, .
Time elapsed: 477 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 0 1 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 15/1044 14/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-08 2730615 m, 163840 m/sec, 8892862 t fired, .
Time elapsed: 482 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 0 1 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 20/1044 18/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-08 3506885 m, 155254 m/sec, 11583643 t fired, .
Time elapsed: 487 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 0 1 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 25/1044 22/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-08 4270510 m, 152725 m/sec, 14246378 t fired, .
Time elapsed: 492 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 0 1 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 30/1044 25/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-08 5009313 m, 147760 m/sec, 16847483 t fired, .
Time elapsed: 497 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 0 1 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 35/1044 29/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-08 5733002 m, 144737 m/sec, 19413233 t fired, .
Time elapsed: 502 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 0 1 0 8 0 0 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 40/1044 32/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-08 6431647 m, 139729 m/sec, 21935081 t fired, .
Time elapsed: 507 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 33 (type EXCL) for UtilityControlRoom-PT-Z4T4N10-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 0 0 0 8 0 1 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 512 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 UtilityControlRoom-PT-Z4T4N10-CTLFireability-00
lola: time limit : 1544 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for UtilityControlRoom-PT-Z4T4N10-CTLFireability-00
lola: result : true
lola: markings : 41994
lola: fired transitions : 46090
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 UtilityControlRoom-PT-Z4T4N10-CTLFireability-07
lola: time limit : 3088 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 0 0 0 8 0 1 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 5/3088 4/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-07 848413 m, 169682 m/sec, 1902948 t fired, .
Time elapsed: 517 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 0 0 0 8 0 1 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 10/3088 7/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-07 1585386 m, 147394 m/sec, 4128366 t fired, .
Time elapsed: 522 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 0 0 0 8 0 1 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 15/3088 10/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-07 2348328 m, 152588 m/sec, 6273587 t fired, .
Time elapsed: 527 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 0 0 0 8 0 1 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 20/3088 14/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-07 3208418 m, 172018 m/sec, 8192150 t fired, .
Time elapsed: 532 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 0 0 0 8 0 1 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 25/3088 18/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-07 4024636 m, 163243 m/sec, 10080049 t fired, .
Time elapsed: 537 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 0 0 0 8 0 1 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 30/3088 21/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-07 4797226 m, 154518 m/sec, 12006027 t fired, .
Time elapsed: 542 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 0 0 0 8 0 1 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 35/3088 24/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-07 5453231 m, 131201 m/sec, 14162918 t fired, .
Time elapsed: 547 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 0 0 0 8 0 1 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 40/3088 26/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-07 6129926 m, 135339 m/sec, 16315130 t fired, .
Time elapsed: 552 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 0 0 0 8 0 1 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 45/3088 29/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-07 6817736 m, 137562 m/sec, 18433418 t fired, .
Time elapsed: 557 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 0 0 0 8 0 1 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
22 CTL EXCL 50/3088 32/32 UtilityControlRoom-PT-Z4T4N10-CTLFireability-07 7382448 m, 112942 m/sec, 20676462 t fired, .
Time elapsed: 562 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 22 (type EXCL) for UtilityControlRoom-PT-Z4T4N10-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ 0 0 0 0 8 0 1 3
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 567 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-01: EG unknown AGGR
UtilityControlRoom-PT-Z4T4N10-CTLFireability-02: CTL unknown AGGR
UtilityControlRoom-PT-Z4T4N10-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-04: CTL unknown AGGR
UtilityControlRoom-PT-Z4T4N10-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-06: CTL unknown AGGR
UtilityControlRoom-PT-Z4T4N10-CTLFireability-07: CTL unknown AGGR
UtilityControlRoom-PT-Z4T4N10-CTLFireability-08: CONJ unknown CONJ
UtilityControlRoom-PT-Z4T4N10-CTLFireability-09: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-10: CONJ false state space /EXEG
UtilityControlRoom-PT-Z4T4N10-CTLFireability-11: CTL unknown AGGR
UtilityControlRoom-PT-Z4T4N10-CTLFireability-12: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-13: CTL unknown AGGR
UtilityControlRoom-PT-Z4T4N10-CTLFireability-14: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N10-CTLFireability-15: CTL false CTL model checker
Time elapsed: 567 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="UtilityControlRoom-PT-Z4T4N10"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is UtilityControlRoom-PT-Z4T4N10, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r486-tall-167912702301218"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/UtilityControlRoom-PT-Z4T4N10.tgz
mv UtilityControlRoom-PT-Z4T4N10 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;