MCC'2023- Execution of r486-tall-167912702301210

About the Execution of LoLA for UtilityControlRoom-PT-Z4T4N08

Execution Summary
Max Memory Used (MB)	Time wait (ms)	CPU Usage (ms)	I/O Wait (ms)	Computed Result	Execution Status
6035.008	509142.00	488806.00	1286.00	?T?TF?????F?T?T?	normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r486-tall-1679
Waiting for the VM to be ready (probing ssh)
................................................
==========================
Generated by BenchKit 2-5348
Executing tool lola
Input is UtilityControlRoom-PT-Z4T4N08,
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r486-tall-167912702301210
================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 2.2M
-rw-r--r-- 1 mcc users 39K Feb 26 14:44
-rw-r--r-- 1 mcc users 204K Feb 26 14:44
-rw-r--r-- 1 mcc users 99K Feb 26 14:42
-rw-r--r-- 1 mcc users 405K Feb 26 14:42
-rw-r--r-- 1 mcc users 22K Feb 25 17:26
-rw-r--r-- 1 mcc users 75K Feb 25 17:26
-rw-r--r-- 1 mcc users 29K Feb 25 17:26
-rw-r--r-- 1 mcc users 88K Feb 25 17:26
-rw-r--r-- 1 mcc users 57K Feb 26 14:54
-rw-r--r-- 1 mcc users 296K Feb 26 14:54
-rw-r--r-- 1 mcc users 123K Feb 26 14:51
-rw-r--r-- 1 mcc users 474K Feb 26 14:51
-rw-r--r-- 1 mcc users 2.7K Feb 25 17:26
-rw-r--r-- 1 mcc users 5.6K Feb 25 17:26
-rw-r--r-- 1 mcc users 5 Mar 5 18:23
-rw-r--r-- 1 mcc users 8 Mar 5 18:23
-rw-r--r-- 1 mcc users 6 Mar 5 18:23
-rw-r--r-- 1 mcc users 255K Mar 5 18:23

--------------------
content from stdout:

=== Data for post analysis generated by

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result
FORMULA_NAME UtilityControlRoom-PT-Z4T4N08-CTLFi
FORMULA_NAME UtilityControlRoom-PT-Z4T4N08-CTLFi
FORMULA_NAME UtilityControlRoom-PT-Z4T4N08-CTLFi
FORMULA_NAME UtilityControlRoom-PT-Z4T4N08-CTLFi
FORMULA_NAME UtilityControlRoom-PT-Z4T4N08-CTLFi
FORMULA_NAME UtilityControlRoom-PT-Z4T4N08-CTLFi
FORMULA_NAME UtilityControlRoom-PT-Z4T4N08-CTLFi
FORMULA_NAME UtilityControlRoom-PT-Z4T4N08-CTLFi
FORMULA_NAME UtilityControlRoom-PT-Z4T4N08-CTLFi
FORMULA_NAME UtilityControlRoom-PT-Z4T4N08-CTLFi
FORMULA_NAME UtilityControlRoom-PT-Z4T4N08-CTLFi
FORMULA_NAME UtilityControlRoom-PT-Z4T4N08-CTLFi
FORMULA_NAME UtilityControlRoom-PT-Z4T4N08-CTLFi
FORMULA_NAME UtilityControlRoom-PT-Z4T4N08-CTLFi
FORMULA_NAME UtilityControlRoom-PT-Z4T4N08-CTLFi
FORMULA_NAME UtilityControlRoom-PT-Z4T4N08-CTLFi

=== Now, execution of the tool begins

BK_START 1679288045957

bash -c /home/mcc/BenchKit/BenchKit_head.sh
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=UtilityControlRoom-PT-Z4T4N08
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT UtilityControlRoom-PT-Z4T4N08
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/b
current directory: /home/mcc/execution
CTLFireability

FORMULA UtilityControlRoom-PT-Z4T4N08-CTLFireability-12

FORMULA UtilityControlRoom-PT-Z4T4N08-CTLFireability-10

FORMULA UtilityControlRoom-PT-Z4T4N08-CTLFireability-04

FORMULA UtilityControlRoom-PT-Z4T4N08-CTLFireability-03

FORMULA UtilityControlRoom-PT-Z4T4N08-CTLFireability-14

FORMULA UtilityControlRoom-PT-Z4T4N08-CTLFireability-01

BK_STOP 1679288555099

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/mod
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/mode
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: RELEASE
lola: Rule S: 0 transitions removed,0
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: LAUNCH task # 28 (type EXCL) for
lola: time limit : 163 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
lola: rewrite Frontend/Parser/formula_rewrite.
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
28 CTL EXCL 5/224 3/32

Time elapsed: 8 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
28 CTL EXCL 10/224 6/32

Time elapsed: 13 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
28 CTL EXCL 15/224 9/32

Time elapsed: 18 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
28 CTL EXCL 20/224 11/32

Time elapsed: 23 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
28 CTL EXCL 25/224 14/32

Time elapsed: 28 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
28 CTL EXCL 30/224 16/32

Time elapsed: 33 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
28 CTL EXCL 35/224 19/32

Time elapsed: 38 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
28 CTL EXCL 40/224 21/32

Time elapsed: 43 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
28 CTL EXCL 45/224 23/32

Time elapsed: 48 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
28 CTL EXCL 50/224 26/32

Time elapsed: 53 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
28 CTL EXCL 55/224 28/32

Time elapsed: 58 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
28 CTL EXCL 60/224 30/32

Time elapsed: 63 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
28 CTL EXCL 65/224 32/32

Time elapsed: 68 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 28 (type EXCL)
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA

Time elapsed: 73 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 46 (type EXCL) for
lola: time limit : 235 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
46 CTL EXCL 5/235 4/32

Time elapsed: 78 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
46 CTL EXCL 10/235 7/32

Time elapsed: 83 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
46 CTL EXCL 15/235 11/32

Time elapsed: 88 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
46 CTL EXCL 20/235 14/32

Time elapsed: 93 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
46 CTL EXCL 25/235 16/32

Time elapsed: 98 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
46 CTL EXCL 30/235 19/32

Time elapsed: 103 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
46 CTL EXCL 35/235 22/32

Time elapsed: 108 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
46 CTL EXCL 40/235 25/32

Time elapsed: 113 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
46 CTL EXCL 45/235 28/32

Time elapsed: 118 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
46 CTL EXCL 50/235 31/32

Time elapsed: 123 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 46 (type EXCL)
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA

Time elapsed: 128 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 40 (type EXCL) for
lola: time limit : 248 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
40 CTL EXCL 5/248 7/32

Time elapsed: 133 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
40 CTL EXCL 10/248 13/32

Time elapsed: 138 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
40 CTL EXCL 15/248 19/32

Time elapsed: 143 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
40 CTL EXCL 20/248 20/32

Time elapsed: 148 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
40 CTL EXCL 25/248 22/32

Time elapsed: 153 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
40 CTL EXCL 30/248 24/32

Time elapsed: 158 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
40 CTL EXCL 35/248 26/32

Time elapsed: 163 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
40 CTL EXCL 40/248 28/32

Time elapsed: 168 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
40 CTL EXCL 45/248 30/32

Time elapsed: 173 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
40 CTL EXCL 50/248 32/32

Time elapsed: 178 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 40 (type EXCL)
FINISHED FORMULA: CATEGORY

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA

Time elapsed: 183 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 37 (type EXCL) for
lola: time limit : 262 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL)
lola: result : true
lola: markings : 97
lola: fired transitions : 115
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 34 (type EXCL) for
lola: time limit : 284 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
34 CTL EXCL 5/284 7/32

Time elapsed: 188 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
34 CTL EXCL 10/284 13/32

Time elapsed: 193 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
34 CTL EXCL 15/284 18/32

Time elapsed: 198 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
34 CTL EXCL 20/284 24/32

Time elapsed: 203 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
34 CTL EXCL 25/284 29/32

Time elapsed: 208 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 34 (type EXCL)
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA

Time elapsed: 213 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 31 (type EXCL) for
lola: time limit : 307 sec
lola: memory limit: 32 pages
lola: FINISHED task # 31 (type EXCL)
lola: result : false
lola: markings : 76
lola: fired transitions : 83
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 25 (type EXCL) for
lola: time limit : 338 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
25 CTL EXCL 5/338 8/32

Time elapsed: 218 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
25 CTL EXCL 10/338 14/32

Time elapsed: 223 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
25 CTL EXCL 15/338 20/32

Time elapsed: 228 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
25 CTL EXCL 20/338 25/32

Time elapsed: 233 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
25 CTL EXCL 25/338 30/32

Time elapsed: 238 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 25 (type EXCL)
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA

Time elapsed: 243 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 22 (type EXCL) for
lola: time limit : 373 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
22 CTL EXCL 5/373 4/32

Time elapsed: 248 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
22 CTL EXCL 10/373 7/32

Time elapsed: 253 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
22 CTL EXCL 15/373 10/32

Time elapsed: 258 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
22 CTL EXCL 20/373 13/32

Time elapsed: 263 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
22 CTL EXCL 25/373 18/32

Time elapsed: 268 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
22 CTL EXCL 30/373 21/32

Time elapsed: 273 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
22 CTL EXCL 35/373 24/32

Time elapsed: 278 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
22 CTL EXCL 40/373 28/32

Time elapsed: 283 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
22 CTL EXCL 45/373 32/32

Time elapsed: 288 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 22 (type EXCL)
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA

Time elapsed: 293 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 16 (type EXCL) for
lola: time limit : 413 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
16 CTL EXCL 5/413 5/32

Time elapsed: 298 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
16 CTL EXCL 10/413 10/32

Time elapsed: 303 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
16 CTL EXCL 15/413 14/32

Time elapsed: 308 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
16 CTL EXCL 20/413 19/32

Time elapsed: 313 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
16 CTL EXCL 25/413 22/32

Time elapsed: 318 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
16 CTL EXCL 30/413 26/32

Time elapsed: 323 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
16 CTL EXCL 35/413 30/32

Time elapsed: 328 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 16 (type EXCL)
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA

Time elapsed: 333 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 13 (type EXCL) for
lola: time limit : 466 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL)
lola: result : false
lola: markings : 259
lola: fired transitions : 302
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for
lola: time limit : 544 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL)
lola: result : true
lola: markings : 682
lola: fired transitions : 1159
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for
lola: time limit : 653 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
7 CTL EXCL 5/653 3/32

Time elapsed: 338 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
7 CTL EXCL 10/653 5/32

Time elapsed: 343 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
7 CTL EXCL 15/653 7/32

Time elapsed: 348 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
7 CTL EXCL 20/653 9/32

Time elapsed: 353 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
7 CTL EXCL 25/653 11/32

Time elapsed: 358 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
7 CTL EXCL 30/653 13/32

Time elapsed: 363 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
7 CTL EXCL 35/653 15/32

Time elapsed: 368 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
7 CTL EXCL 40/653 17/32

Time elapsed: 373 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
7 CTL EXCL 45/653 19/32

Time elapsed: 378 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
7 CTL EXCL 50/653 21/32

Time elapsed: 383 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
7 CTL EXCL 55/653 23/32

Time elapsed: 388 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
7 CTL EXCL 60/653 25/32

Time elapsed: 393 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
7 CTL EXCL 65/653 27/32

Time elapsed: 398 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
7 CTL EXCL 70/653 29/32

Time elapsed: 403 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
7 CTL EXCL 75/653 31/32

Time elapsed: 408 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA

Time elapsed: 413 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for
lola: time limit : 796 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
1 CTL EXCL 5/796 4/32

Time elapsed: 418 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
1 CTL EXCL 10/796 8/32

Time elapsed: 423 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
1 CTL EXCL 15/796 11/32

Time elapsed: 428 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
1 CTL EXCL 20/796 14/32

Time elapsed: 433 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
1 CTL EXCL 25/796 17/32

Time elapsed: 438 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
1 CTL EXCL 30/796 19/32

Time elapsed: 443 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
1 CTL EXCL 35/796 21/32

Time elapsed: 448 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
1 CTL EXCL 40/796 25/32

Time elapsed: 453 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
1 CTL EXCL 45/796 27/32

Time elapsed: 458 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
1 CTL EXCL 50/796 29/32

Time elapsed: 463 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
1 CTL EXCL 55/796 32/32

Time elapsed: 468 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA

Time elapsed: 473 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 43 (type EXCL) for
lola: time limit : 1042 sec
lola: memory limit: 32 pages
lola: FINISHED task # 43 (type EXCL)
lola: result : true
lola: markings : 42
lola: fired transitions : 84
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for
lola: time limit : 1563 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
19 CTL EXCL 5/1563 6/32

Time elapsed: 478 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
19 CTL EXCL 10/1563 11/32

Time elapsed: 483 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
19 CTL EXCL 15/1563 16/32

Time elapsed: 488 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
19 CTL EXCL 20/1563 21/32

Time elapsed: 493 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
19 CTL EXCL 25/1563 26/32

Time elapsed: 498 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA
19 CTL EXCL 30/1563 31/32

Time elapsed: 503 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 19 (type EXCL)
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:

PENDING FORMULAS: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA

Time elapsed: 508 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for
lola: time limit : 3092 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for
lola: result : true
lola: markings : 517
lola: fired transitions : 596
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY
UtilityControlRoom-PT-Z4T4N08-CTLFireability-00:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-01:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-02:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-03:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-04:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-05:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-06:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-07:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-08:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-09:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-10:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-11:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-12:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-13:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-14:
UtilityControlRoom-PT-Z4T4N08-CTLFireability-15:

Time elapsed: 508 secs. Pages in use: 32
12702301210.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16 .................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................... =========================================== examination is CTLFireability ===================== CTLCardinality.txt CTLCardinality.xml CTLFireability.txt CTLFireability.xml LTLCardinality.txt LTLCardinality.xml LTLFireability.txt LTLFireability.xml ReachabilityCardinality.txt ReachabilityCardinality.xml ReachabilityFireability.txt ReachabilityFireability.xml UpperBounds.txt UpperBounds.xml equiv_col instance iscolored model.pnml BenchKit (invocation template) vector(from text file) reability-00 reability-01 reability-02 reability-03 reability-04 reability-05 reability-06 reability-07 reability-08 reability-09 reability-10 reability-11 reability-12 reability-13 reability-14 reability-15 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N in/ TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT el.pnml l.pnml /CTLFireability.xml k:250 k:325 k:328 k:296 k:325 k:334 k:322 k:337 k:322 k:331 k:299 k:322 k:328 k:296 k:397 k:250 k:325 k:337 k:296 k:296 k:317 k:322 k:337 k:317 k:325 k:337 k:296 k:296 k:322 k:334 k:296 k:322 k:340 k:299 k:299 k:314 k:325 k:331 k:296 k:317 k:296 k:322 k:328 k:322 k:331 k:296 k:250 k:314 k:325 k:331 k:296 k:314 k:296 k:325 k:328 k:296 k:317 k:322 k:328 k:296 k:322 k:331 k:296 k:317 k:322 k:331 k:296 k:296 k:325 k:334 k:314 k:325 k:328 k:299 k:299 k:397 k:325 k:331 k:296 k:391 k:250 k:469 k:325 k:337 k:296 k:296 k:469 k:322 k:331 k:296 k:322 k:328 k:296 k:253 k:325 k:337 k:296 k:296 k:325 k:328 k:296 k:253 k:253 k:253 k:325 k:331 k:314 k:296 k:317 k:322 k:328 k:296 k:317 k:325 k:331 k:296 k:322 k:337 k:296 k:296 k:394 k:322 k:337 k:296 k:296 k:253 k:253 k:253 k:253 k:250 k:314 k:325 k:331 k:296 k:322 k:328 k:296 k:325 k:334 k:296 k:253 k:317 k:325 k:328 k:296 k:317 k:296 k:322 k:334 k:299 k:317 k:322 k:334 k:296 k:325 k:328 k:296 k:547 k:317 k:325 k:331 k:314 k:325 k:334 k:299 k:322 k:331 k:299 k:325 k:331 k:322 k:337 k:325 k:334 k:296 k:296 k:253 k:253 k:253 places removed k:806 k:813 k:810 k:813 k:808 k:806 k:813 k:809 27 UtilityControlRoom-PT-Z4T4N08-CTLFireability-09 k:808 k:807 k:811 k:806 k:812 k:806 k:808 k:809 k:813 k:811 k:807 k:814 k:815 k:807 k:809 k:810 k:813 k:808 k:806 k:813 k:814 k:814 k:814 k:813 k:811 k:806 k:808 k:806 k:809 k:811 k:813 k:812 k:807 k:815 k:807 k:808 k:806 k:813 k:806 k:814 k:807 k:815 k:811 k:807 k:814 k:808 k:809 k:808 k:811 k:811 k:807 k:806 k:814 k:808 k:806 k:807 k:807 k:814 k:808 k:814 k:813 k:808 k:806 k:810 k:813 k:812 k:811 k:813 k:810 k:807 k:806 k:808 k:814 k:809 k:807 k:814 k:814 k:807 k:809 k:808 k:807 k:814 k:809 k:807 k:809 k:814 k:814 k:814 k:808 k:812 k:808 k:813 k:812 k:810 k:813 k:806 k:814 k:813 k:809 k:813 k:806 k:813 k:806 k:811 k:807 k:809 k:809 k:811 k:811 k:809 k:813 k:808 k:809 k:809 k:811 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-09 629277 m, 125855 m/sec, 3404265 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-09 1224928 m, 119130 m/sec, 6767300 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-09 1798207 m, 114655 m/sec, 10047187 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-09 2350896 m, 110537 m/sec, 13248015 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-09 2886841 m, 107189 m/sec, 16372122 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-09 3430920 m, 108815 m/sec, 19570078 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-09 3947814 m, 103378 m/sec, 22616961 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-09 4458286 m, 102094 m/sec, 25644963 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-09 4967234 m, 101789 m/sec, 28685397 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-09 5462321 m, 99017 m/sec, 31640583 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-09 5952298 m, 97995 m/sec, 34577724 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-09 6440742 m, 97688 m/sec, 37511769 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-09 6926861 m, 97223 m/sec, 40445180 t fired, . for UtilityControlRoom-PT-Z4T4N08-CTLFireability-09 (memory limit exceeded) VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 STATUS 45 UtilityControlRoom-PT-Z4T4N08-CTLFireability-15 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-15 526423 m, 105284 m/sec, 1830745 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-15 1012615 m, 97238 m/sec, 3542256 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-15 1484372 m, 94351 m/sec, 5220187 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-15 1946285 m, 92382 m/sec, 6853415 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-15 2400357 m, 90814 m/sec, 8470005 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-15 2849138 m, 89756 m/sec, 10075951 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-15 3296493 m, 89471 m/sec, 11676182 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-15 3744454 m, 89592 m/sec, 13280095 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-15 4189995 m, 89108 m/sec, 14882070 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-15 4636297 m, 89260 m/sec, 16496253 t fired, . for UtilityControlRoom-PT-Z4T4N08-CTLFireability-15 (memory limit exceeded) VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS 39 UtilityControlRoom-PT-Z4T4N08-CTLFireability-13 VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-13 1001116 m, 200223 m/sec, 1974740 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-13 1862258 m, 172228 m/sec, 3734247 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-13 2680926 m, 163733 m/sec, 5418242 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-13 2886280 m, 41070 m/sec, 7204862 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-13 3143904 m, 51524 m/sec, 9207822 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-13 3412047 m, 53628 m/sec, 11171165 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-13 3694847 m, 56560 m/sec, 13110041 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-13 3985197 m, 58070 m/sec, 15015909 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-13 4280351 m, 59030 m/sec, 16893343 t fired, . VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-13 4584547 m, 60839 m/sec, 18752462 t fired, . for UtilityControlRoom-PT-Z4T4N08-CTLFireability-13 (memory limit exceeded) VALUE PRODUCED BY IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS 36 UtilityControlRoom-PT-Z4T4N08-CTLFireability-12 for UtilityControlRoom-PT-Z4T4N08-CTLFireability-12 33 UtilityControlRoom-PT-Z4T4N08-CTLFireability-11 VALUE PRODUCED BY CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-11 981694 m, 196338 m/sec, 1941572 t fired, . VALUE PRODUCED BY CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-11 1833425 m, 170346 m/sec, 3686785 t fired, . VALUE PRODUCED BY CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-11 2649564 m, 163227 m/sec, 5374808 t fired, . VALUE PRODUCED BY CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-11 3437029 m, 157493 m/sec, 7006678 t fired, . VALUE PRODUCED BY CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-11 4205114 m, 153617 m/sec, 8611027 t fired, . for UtilityControlRoom-PT-Z4T4N08-CTLFireability-11 (memory limit exceeded) VALUE PRODUCED BY CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS 30 UtilityControlRoom-PT-Z4T4N08-CTLFireability-10 for UtilityControlRoom-PT-Z4T4N08-CTLFireability-10 24 UtilityControlRoom-PT-Z4T4N08-CTLFireability-08 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-08 1078944 m, 215788 m/sec, 1899053 t fired, . VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-08 2056506 m, 195512 m/sec, 3658879 t fired, . VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-08 2983257 m, 185350 m/sec, 5343609 t fired, . VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-08 3879218 m, 179192 m/sec, 6973335 t fired, . VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-08 4753498 m, 174856 m/sec, 8570407 t fired, . for UtilityControlRoom-PT-Z4T4N08-CTLFireability-08 (memory limit exceeded) VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS 21 UtilityControlRoom-PT-Z4T4N08-CTLFireability-07 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-07 595444 m, 119088 m/sec, 1412297 t fired, . VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-07 1120301 m, 104971 m/sec, 2686142 t fired, . VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-07 1622620 m, 100463 m/sec, 3911281 t fired, . VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-07 2208952 m, 117266 m/sec, 5199086 t fired, . VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-07 3215463 m, 201302 m/sec, 7479753 t fired, . VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-07 3991543 m, 155216 m/sec, 9768167 t fired, . VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-07 4697762 m, 141243 m/sec, 11996176 t fired, . VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-07 5512938 m, 163035 m/sec, 14243447 t fired, . VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-07 6268366 m, 151085 m/sec, 16513249 t fired, . for UtilityControlRoom-PT-Z4T4N08-CTLFireability-07 (memory limit exceeded) VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS 15 UtilityControlRoom-PT-Z4T4N08-CTLFireability-05 VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-05 1053620 m, 210724 m/sec, 2404865 t fired, . VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-05 2084994 m, 206274 m/sec, 4778085 t fired, . VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-05 3122248 m, 207450 m/sec, 7137096 t fired, . VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-05 4149106 m, 205371 m/sec, 9496071 t fired, . VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-05 4823868 m, 134952 m/sec, 11648352 t fired, . VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-05 5679289 m, 171084 m/sec, 13951060 t fired, . VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-05 6543630 m, 172868 m/sec, 16278207 t fired, . for UtilityControlRoom-PT-Z4T4N08-CTLFireability-05 (memory limit exceeded) VALUE PRODUCED BY CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS 12 UtilityControlRoom-PT-Z4T4N08-CTLFireability-04 for UtilityControlRoom-PT-Z4T4N08-CTLFireability-04 9 UtilityControlRoom-PT-Z4T4N08-CTLFireability-03 for UtilityControlRoom-PT-Z4T4N08-CTLFireability-03 6 UtilityControlRoom-PT-Z4T4N08-CTLFireability-02 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-02 332241 m, 66448 m/sec, 2175746 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-02 649375 m, 63426 m/sec, 4292577 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-02 957678 m, 61660 m/sec, 6379066 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-02 1263994 m, 61263 m/sec, 8436420 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-02 1566229 m, 60447 m/sec, 10476845 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-02 1864292 m, 59612 m/sec, 12489822 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-02 2160398 m, 59221 m/sec, 14489235 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-02 2454887 m, 58897 m/sec, 16478632 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-02 2747810 m, 58584 m/sec, 18458738 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-02 3040178 m, 58473 m/sec, 20432192 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-02 3331984 m, 58361 m/sec, 22395679 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-02 3620722 m, 57747 m/sec, 24348884 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-02 3907933 m, 57442 m/sec, 26297745 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-02 4195973 m, 57608 m/sec, 28237659 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-02 4481651 m, 57135 m/sec, 30176524 t fired, . UtilityControlRoom-PT-Z4T4N08-CTLFireability-02 (memory limit exceeded) VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 1 0 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS 0 UtilityControlRoom-PT-Z4T4N08-CTLFireability-00 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-00 879264 m, 175852 m/sec, 1697561 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-00 1586971 m, 141541 m/sec, 3558489 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-00 2239828 m, 130571 m/sec, 5474037 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-00 2904339 m, 132902 m/sec, 7381112 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-00 3599282 m, 138988 m/sec, 9260803 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-00 4138741 m, 107891 m/sec, 11315434 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-00 4635092 m, 99270 m/sec, 13437632 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-00 5334943 m, 139970 m/sec, 15292959 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-00 5853082 m, 103627 m/sec, 17362319 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-00 6378764 m, 105136 m/sec, 19467092 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 1 0 1 0 0 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-00 6986135 m, 121474 m/sec, 21393197 t fired, . UtilityControlRoom-PT-Z4T4N08-CTLFireability-00 (memory limit exceeded) VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 STATUS 42 UtilityControlRoom-PT-Z4T4N08-CTLFireability-14 for UtilityControlRoom-PT-Z4T4N08-CTLFireability-14 18 UtilityControlRoom-PT-Z4T4N08-CTLFireability-06 VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-06 1277709 m, 255541 m/sec, 1695629 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-06 2367679 m, 217994 m/sec, 3375904 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-06 3336258 m, 193715 m/sec, 5131287 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-06 4538713 m, 240491 m/sec, 6851988 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-06 5569323 m, 206122 m/sec, 8496800 t fired, . VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 1 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS UtilityControlRoom-PT-Z4T4N08-CTLFireability-06 6632045 m, 212544 m/sec, 10172724 t fired, . for UtilityControlRoom-PT-Z4T4N08-CTLFireability-06 (memory limit exceeded) VALUE PRODUCED BY CTL true CTL model checker CTL false CTL model checker CTL false CTL model checker CTL true CTL model checker CTL true CTL model checker IDL ACT RUN SUS FIN C/T C/M OBS CTL 0 0 0 0 1 0 1 0 CTL 0 1 0 0 1 0 0 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 CTL 0 0 0 0 1 0 1 0 STATUS 3 UtilityControlRoom-PT-Z4T4N08-CTLFireability-01 UtilityControlRoom-PT-Z4T4N08-CTLFireability-01 VALUE PRODUCED BY CTL unknown AGGR CTL true CTL model checker CTL unknown AGGR CTL true CTL model checker CTL false CTL model checker CTL unknown AGGR CTL unknown AGGR CTL unknown AGGR CTL unknown AGGR CTL unknown AGGR CTL false CTL model checker CTL unknown AGGR CTL true CTL model checker CTL unknown AGGR CTL true CTL model checker CTL unknown AGGR

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="UtilityControlRoom-PT-Z4T4N08"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is UtilityControlRoom-PT-Z4T4N08, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r486-tall-167912702301210"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/UtilityControlRoom-PT-Z4T4N08.tgz
mv UtilityControlRoom-PT-Z4T4N08 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;