fond

jQuery Multi Level CSS Menu Css3Menu.com

Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r486-tall-167912702201194
Last Updated
May 14, 2023

About the Execution of LoLA for UtilityControlRoom-PT-Z4T4N04

Execution Summary
Max Memory
Used (MB)		 Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
2229.632 151006.00 147852.00 462.90 FT?TFFFFFFF?FFFT normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r486-tall-167912702201194.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is UtilityControlRoom-PT-Z4T4N04, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r486-tall-167912702201194
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.2M
-rw-r--r-- 1 mcc users 20K Feb 26 14:33 CTLCardinality.txt
-rw-r--r-- 1 mcc users 111K Feb 26 14:33 CTLCardinality.xml
-rw-r--r-- 1 mcc users 51K Feb 26 14:32 CTLFireability.txt
-rw-r--r-- 1 mcc users 184K Feb 26 14:32 CTLFireability.xml
-rw-r--r-- 1 mcc users 13K Feb 25 17:25 LTLCardinality.txt
-rw-r--r-- 1 mcc users 53K Feb 25 17:25 LTLCardinality.xml
-rw-r--r-- 1 mcc users 13K Feb 25 17:25 LTLFireability.txt
-rw-r--r-- 1 mcc users 46K Feb 25 17:25 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Feb 26 14:37 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 84K Feb 26 14:37 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 94K Feb 26 14:36 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 357K Feb 26 14:36 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 3.4K Feb 25 17:25 UpperBounds.txt
-rw-r--r-- 1 mcc users 7.4K Feb 25 17:25 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 8 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 128K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME UtilityControlRoom-PT-Z4T4N04-CTLFireability-00
FORMULA_NAME UtilityControlRoom-PT-Z4T4N04-CTLFireability-01
FORMULA_NAME UtilityControlRoom-PT-Z4T4N04-CTLFireability-02
FORMULA_NAME UtilityControlRoom-PT-Z4T4N04-CTLFireability-03
FORMULA_NAME UtilityControlRoom-PT-Z4T4N04-CTLFireability-04
FORMULA_NAME UtilityControlRoom-PT-Z4T4N04-CTLFireability-05
FORMULA_NAME UtilityControlRoom-PT-Z4T4N04-CTLFireability-06
FORMULA_NAME UtilityControlRoom-PT-Z4T4N04-CTLFireability-07
FORMULA_NAME UtilityControlRoom-PT-Z4T4N04-CTLFireability-08
FORMULA_NAME UtilityControlRoom-PT-Z4T4N04-CTLFireability-09
FORMULA_NAME UtilityControlRoom-PT-Z4T4N04-CTLFireability-10
FORMULA_NAME UtilityControlRoom-PT-Z4T4N04-CTLFireability-11
FORMULA_NAME UtilityControlRoom-PT-Z4T4N04-CTLFireability-12
FORMULA_NAME UtilityControlRoom-PT-Z4T4N04-CTLFireability-13
FORMULA_NAME UtilityControlRoom-PT-Z4T4N04-CTLFireability-14
FORMULA_NAME UtilityControlRoom-PT-Z4T4N04-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679284883947

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=UtilityControlRoom-PT-Z4T4N04
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT UtilityControlRoom-PT-Z4T4N04
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability

FORMULA UtilityControlRoom-PT-Z4T4N04-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z4T4N04-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z4T4N04-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z4T4N04-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z4T4N04-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z4T4N04-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z4T4N04-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z4T4N04-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z4T4N04-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z4T4N04-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z4T4N04-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z4T4N04-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z4T4N04-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z4T4N04-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679285034953

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: LAUNCH task # 62 (type SKEL/FNDP) for 15 UtilityControlRoom-PT-Z4T4N04-CTLFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 63 (type SKEL/EQUN) for 15 UtilityControlRoom-PT-Z4T4N04-CTLFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: LAUNCH task # 64 (type SKEL/SRCH) for 15 UtilityControlRoom-PT-Z4T4N04-CTLFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 65 (type SKEL/SRCH) for 15 UtilityControlRoom-PT-Z4T4N04-CTLFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: FINISHED task # 65 (type SKEL/SRCH) for UtilityControlRoom-PT-Z4T4N04-CTLFireability-05
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 62 (type FNDP) for UtilityControlRoom-PT-Z4T4N04-CTLFireability-05 (obsolete)
lola: CANCELED task # 63 (type EQUN) for UtilityControlRoom-PT-Z4T4N04-CTLFireability-05 (obsolete)
lola: CANCELED task # 64 (type SRCH) for UtilityControlRoom-PT-Z4T4N04-CTLFireability-05 (obsolete)
lola: FINISHED task # 64 (type SKEL/SRCH) for UtilityControlRoom-PT-Z4T4N04-CTLFireability-05
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 62 (type SKEL/FNDP) for UtilityControlRoom-PT-Z4T4N04-CTLFireability-05
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 63 (type SKEL/EQUN) for UtilityControlRoom-PT-Z4T4N04-CTLFireability-05
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 1 (type EXCL) for 0 UtilityControlRoom-PT-Z4T4N04-CTLFireability-00
lola: time limit : 116 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for UtilityControlRoom-PT-Z4T4N04-CTLFireability-00
lola: result : false
lola: markings : 30
lola: fired transitions : 73
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 13 (type EXCL) for 12 UtilityControlRoom-PT-Z4T4N04-CTLFireability-04
lola: time limit : 119 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for UtilityControlRoom-PT-Z4T4N04-CTLFireability-04
lola: result : false
lola: markings : 171
lola: fired transitions : 638
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 66 (type EXCL) for 32 UtilityControlRoom-PT-Z4T4N04-CTLFireability-08
lola: time limit : 124 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: FINISHED task # 66 (type EXCL) for UtilityControlRoom-PT-Z4T4N04-CTLFireability-08
lola: result : true
lola: markings : 8
lola: fired transitions : 8
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 27 (type EXCL) for 26 UtilityControlRoom-PT-Z4T4N04-CTLFireability-06
lola: time limit : 133 sec
lola: memory limit: 32 pages
lola: FINISHED task # 27 (type EXCL) for UtilityControlRoom-PT-Z4T4N04-CTLFireability-06
lola: result : false
lola: markings : 37
lola: fired transitions : 74
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 39 (type EXCL) for 38 UtilityControlRoom-PT-Z4T4N04-CTLFireability-10
lola: time limit : 143 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 39 (type EXCL) for UtilityControlRoom-PT-Z4T4N04-CTLFireability-10
lola: result : false
lola: markings : 20
lola: fired transitions : 21
lola: time used : 0.000000
lola: memory pages used : 1
lola: RELEASE
lola: LAUNCH task # 36 (type EXCL) for 35 UtilityControlRoom-PT-Z4T4N04-CTLFireability-09
lola: time limit : 156 sec
lola: memory limit: 32 pages
lola: FINISHED task # 36 (type EXCL) for UtilityControlRoom-PT-Z4T4N04-CTLFireability-09
lola: result : false
lola: markings : 19
lola: fired transitions : 39
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 7 (type EXCL) for 6 UtilityControlRoom-PT-Z4T4N04-CTLFireability-02
lola: time limit : 171 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: LAUNCH task # 68 (type FNDP) for 15 UtilityControlRoom-PT-Z4T4N04-CTLFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 69 (type EQUN) for 15 UtilityControlRoom-PT-Z4T4N04-CTLFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: LAUNCH task # 71 (type SRCH) for 15 UtilityControlRoom-PT-Z4T4N04-CTLFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: Created skeleton in 0.000000 secs.
lola: FINISHED task # 68 (type FNDP) for UtilityControlRoom-PT-Z4T4N04-CTLFireability-05
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 69 (type EQUN) for UtilityControlRoom-PT-Z4T4N04-CTLFireability-05 (obsolete)
lola: CANCELED task # 71 (type SRCH) for UtilityControlRoom-PT-Z4T4N04-CTLFireability-05 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
sara: try reading problem file /home/mcc/execution/CTLFireability-69.sara.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
sara: place or transition ordering is non-deterministic
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812

lola: FINISHED task # 69 (type EQUN) for UtilityControlRoom-PT-Z4T4N04-CTLFireability-05
lola: result : true
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N04-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-08: F false state space / EG
UtilityControlRoom-PT-Z4T4N04-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N04-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-05: CONJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z4T4N04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-13: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 5/299 3/32 UtilityControlRoom-PT-Z4T4N04-CTLFireability-02 598366 m, 119673 m/sec, 2872315 t fired, .

Time elapsed: 6 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N04-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-08: F false state space / EG
UtilityControlRoom-PT-Z4T4N04-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N04-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-05: CONJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z4T4N04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-13: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 10/299 6/32 UtilityControlRoom-PT-Z4T4N04-CTLFireability-02 1125520 m, 105430 m/sec, 5584265 t fired, .

Time elapsed: 11 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N04-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-08: F false state space / EG
UtilityControlRoom-PT-Z4T4N04-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N04-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-05: CONJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z4T4N04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-13: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 15/299 8/32 UtilityControlRoom-PT-Z4T4N04-CTLFireability-02 1626646 m, 100225 m/sec, 8191815 t fired, .

Time elapsed: 16 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N04-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-08: F false state space / EG
UtilityControlRoom-PT-Z4T4N04-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N04-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-05: CONJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z4T4N04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-13: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 20/299 10/32 UtilityControlRoom-PT-Z4T4N04-CTLFireability-02 2110215 m, 96713 m/sec, 10712691 t fired, .

Time elapsed: 21 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N04-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-08: F false state space / EG
UtilityControlRoom-PT-Z4T4N04-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N04-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-05: CONJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z4T4N04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-13: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 25/299 13/32 UtilityControlRoom-PT-Z4T4N04-CTLFireability-02 2576517 m, 93260 m/sec, 13176985 t fired, .

Time elapsed: 26 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N04-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-08: F false state space / EG
UtilityControlRoom-PT-Z4T4N04-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N04-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-05: CONJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z4T4N04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-13: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 30/299 15/32 UtilityControlRoom-PT-Z4T4N04-CTLFireability-02 3024518 m, 89600 m/sec, 15560440 t fired, .

Time elapsed: 31 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N04-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-08: F false state space / EG
UtilityControlRoom-PT-Z4T4N04-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N04-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-05: CONJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z4T4N04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-13: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 35/299 17/32 UtilityControlRoom-PT-Z4T4N04-CTLFireability-02 3472235 m, 89543 m/sec, 17938073 t fired, .

Time elapsed: 36 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N04-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-08: F false state space / EG
UtilityControlRoom-PT-Z4T4N04-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N04-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-05: CONJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z4T4N04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-13: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 40/299 19/32 UtilityControlRoom-PT-Z4T4N04-CTLFireability-02 3904835 m, 86520 m/sec, 20246409 t fired, .

Time elapsed: 41 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N04-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-08: F false state space / EG
UtilityControlRoom-PT-Z4T4N04-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N04-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-05: CONJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z4T4N04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-13: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 45/299 21/32 UtilityControlRoom-PT-Z4T4N04-CTLFireability-02 4315540 m, 82141 m/sec, 22471957 t fired, .

Time elapsed: 46 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N04-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-08: F false state space / EG
UtilityControlRoom-PT-Z4T4N04-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N04-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-05: CONJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z4T4N04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-13: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 50/299 23/32 UtilityControlRoom-PT-Z4T4N04-CTLFireability-02 4730563 m, 83004 m/sec, 24732680 t fired, .

Time elapsed: 51 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N04-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-08: F false state space / EG
UtilityControlRoom-PT-Z4T4N04-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N04-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-05: CONJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z4T4N04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-13: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 55/299 24/32 UtilityControlRoom-PT-Z4T4N04-CTLFireability-02 5140420 m, 81971 m/sec, 26975808 t fired, .

Time elapsed: 56 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N04-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-08: F false state space / EG
UtilityControlRoom-PT-Z4T4N04-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N04-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-05: CONJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z4T4N04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-13: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 60/299 26/32 UtilityControlRoom-PT-Z4T4N04-CTLFireability-02 5539364 m, 79788 m/sec, 29174233 t fired, .

Time elapsed: 61 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N04-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-08: F false state space / EG
UtilityControlRoom-PT-Z4T4N04-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N04-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-05: CONJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z4T4N04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-13: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 65/299 28/32 UtilityControlRoom-PT-Z4T4N04-CTLFireability-02 5933904 m, 78908 m/sec, 31355906 t fired, .

Time elapsed: 66 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N04-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-08: F false state space / EG
UtilityControlRoom-PT-Z4T4N04-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N04-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-05: CONJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z4T4N04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-13: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 70/299 30/32 UtilityControlRoom-PT-Z4T4N04-CTLFireability-02 6322333 m, 77685 m/sec, 33523537 t fired, .

Time elapsed: 71 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N04-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-08: F false state space / EG
UtilityControlRoom-PT-Z4T4N04-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N04-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-05: CONJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z4T4N04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-13: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 75/299 32/32 UtilityControlRoom-PT-Z4T4N04-CTLFireability-02 6709016 m, 77336 m/sec, 35679248 t fired, .

Time elapsed: 76 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for UtilityControlRoom-PT-Z4T4N04-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N04-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-08: F false state space / EG
UtilityControlRoom-PT-Z4T4N04-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-10: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N04-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-05: CONJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z4T4N04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-13: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 81 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 58 (type EXCL) for 57 UtilityControlRoom-PT-Z4T4N04-CTLFireability-15
lola: time limit : 319 sec
lola: memory limit: 32 pages
lola: FINISHED task # 58 (type EXCL) for UtilityControlRoom-PT-Z4T4N04-CTLFireability-15
lola: result : true
lola: markings : 324171
lola: fired transitions : 932501
lola: time used : 2.000000
lola: memory pages used : 2
lola: LAUNCH task # 52 (type EXCL) for 47 UtilityControlRoom-PT-Z4T4N04-CTLFireability-13
lola: time limit : 351 sec
lola: memory limit: 32 pages
lola: FINISHED task # 52 (type EXCL) for UtilityControlRoom-PT-Z4T4N04-CTLFireability-13
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 45 (type EXCL) for 44 UtilityControlRoom-PT-Z4T4N04-CTLFireability-12
lola: time limit : 390 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N04-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-08: F false state space / EG
UtilityControlRoom-PT-Z4T4N04-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N04-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-05: CONJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z4T4N04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-13: CONJ 0 1 0 0 3 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 3/390 5/32 UtilityControlRoom-PT-Z4T4N04-CTLFireability-12 948961 m, 189792 m/sec, 1808942 t fired, .

Time elapsed: 86 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 45 (type EXCL) for UtilityControlRoom-PT-Z4T4N04-CTLFireability-12
lola: result : false
lola: markings : 1438923
lola: fired transitions : 2758653
lola: time used : 6.000000
lola: memory pages used : 7
lola: LAUNCH task # 42 (type EXCL) for 41 UtilityControlRoom-PT-Z4T4N04-CTLFireability-11
lola: time limit : 438 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N04-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-08: F false state space / EG
UtilityControlRoom-PT-Z4T4N04-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N04-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-05: CONJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z4T4N04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-13: CONJ 0 1 0 0 3 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 2/438 3/32 UtilityControlRoom-PT-Z4T4N04-CTLFireability-11 487740 m, 97548 m/sec, 1593388 t fired, .

Time elapsed: 91 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N04-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-08: F false state space / EG
UtilityControlRoom-PT-Z4T4N04-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N04-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-05: CONJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z4T4N04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-13: CONJ 0 1 0 0 3 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 7/438 6/32 UtilityControlRoom-PT-Z4T4N04-CTLFireability-11 1217092 m, 145870 m/sec, 4220591 t fired, .

Time elapsed: 96 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N04-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-08: F false state space / EG
UtilityControlRoom-PT-Z4T4N04-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N04-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-05: CONJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z4T4N04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-13: CONJ 0 1 0 0 3 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 12/438 9/32 UtilityControlRoom-PT-Z4T4N04-CTLFireability-11 1862275 m, 129036 m/sec, 6571610 t fired, .

Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N04-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-08: F false state space / EG
UtilityControlRoom-PT-Z4T4N04-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N04-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-05: CONJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z4T4N04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-13: CONJ 0 1 0 0 3 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 17/438 12/32 UtilityControlRoom-PT-Z4T4N04-CTLFireability-11 2456612 m, 118867 m/sec, 8768746 t fired, .

Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N04-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-08: F false state space / EG
UtilityControlRoom-PT-Z4T4N04-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N04-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-05: CONJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z4T4N04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-13: CONJ 0 1 0 0 3 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 22/438 15/32 UtilityControlRoom-PT-Z4T4N04-CTLFireability-11 3042658 m, 117209 m/sec, 10961128 t fired, .

Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N04-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-08: F false state space / EG
UtilityControlRoom-PT-Z4T4N04-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N04-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-05: CONJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z4T4N04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-13: CONJ 0 1 0 0 3 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 27/438 17/32 UtilityControlRoom-PT-Z4T4N04-CTLFireability-11 3615898 m, 114648 m/sec, 13117035 t fired, .

Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N04-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-08: F false state space / EG
UtilityControlRoom-PT-Z4T4N04-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N04-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-05: CONJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z4T4N04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-13: CONJ 0 1 0 0 3 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 32/438 20/32 UtilityControlRoom-PT-Z4T4N04-CTLFireability-11 4158173 m, 108455 m/sec, 15202982 t fired, .

Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N04-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-08: F false state space / EG
UtilityControlRoom-PT-Z4T4N04-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N04-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-05: CONJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z4T4N04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-13: CONJ 0 1 0 0 3 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 37/438 22/32 UtilityControlRoom-PT-Z4T4N04-CTLFireability-11 4679640 m, 104293 m/sec, 17220414 t fired, .

Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N04-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-08: F false state space / EG
UtilityControlRoom-PT-Z4T4N04-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N04-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-05: CONJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z4T4N04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-13: CONJ 0 1 0 0 3 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 42/438 25/32 UtilityControlRoom-PT-Z4T4N04-CTLFireability-11 5186571 m, 101386 m/sec, 19210503 t fired, .

Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N04-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-08: F false state space / EG
UtilityControlRoom-PT-Z4T4N04-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N04-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-05: CONJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z4T4N04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-13: CONJ 0 1 0 0 3 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 47/438 27/32 UtilityControlRoom-PT-Z4T4N04-CTLFireability-11 5689918 m, 100669 m/sec, 21197749 t fired, .

Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N04-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-08: F false state space / EG
UtilityControlRoom-PT-Z4T4N04-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N04-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-05: CONJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z4T4N04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-13: CONJ 0 1 0 0 3 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 52/438 29/32 UtilityControlRoom-PT-Z4T4N04-CTLFireability-11 6197360 m, 101488 m/sec, 23206712 t fired, .

Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N04-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-08: F false state space / EG
UtilityControlRoom-PT-Z4T4N04-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N04-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-05: CONJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z4T4N04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-13: CONJ 0 1 0 0 3 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 CTL EXCL 57/438 31/32 UtilityControlRoom-PT-Z4T4N04-CTLFireability-11 6686746 m, 97877 m/sec, 25168313 t fired, .

Time elapsed: 146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 42 (type EXCL) for UtilityControlRoom-PT-Z4T4N04-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N04-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-08: F false state space / EG
UtilityControlRoom-PT-Z4T4N04-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T4N04-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-05: CONJ 0 2 0 0 8 0 0 2
UtilityControlRoom-PT-Z4T4N04-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-13: CONJ 0 1 0 0 3 0 0 0
UtilityControlRoom-PT-Z4T4N04-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 30 (type EXCL) for 29 UtilityControlRoom-PT-Z4T4N04-CTLFireability-07
lola: time limit : 492 sec
lola: memory limit: 32 pages
lola: FINISHED task # 30 (type EXCL) for UtilityControlRoom-PT-Z4T4N04-CTLFireability-07
lola: result : false
lola: markings : 945
lola: fired transitions : 3915
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 UtilityControlRoom-PT-Z4T4N04-CTLFireability-03
lola: time limit : 574 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for UtilityControlRoom-PT-Z4T4N04-CTLFireability-03
lola: result : true
lola: markings : 20
lola: fired transitions : 40
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 UtilityControlRoom-PT-Z4T4N04-CTLFireability-01
lola: time limit : 689 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for UtilityControlRoom-PT-Z4T4N04-CTLFireability-01
lola: result : true
lola: markings : 13
lola: fired transitions : 13
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 24 (type EXCL) for 15 UtilityControlRoom-PT-Z4T4N04-CTLFireability-05
lola: time limit : 862 sec
lola: memory limit: 32 pages
lola: FINISHED task # 24 (type EXCL) for UtilityControlRoom-PT-Z4T4N04-CTLFireability-05
lola: result : false
lola: markings : 19
lola: fired transitions : 20
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 50 (type EXCL) for 47 UtilityControlRoom-PT-Z4T4N04-CTLFireability-13
lola: time limit : 1724 sec
lola: memory limit: 32 pages
lola: FINISHED task # 50 (type EXCL) for UtilityControlRoom-PT-Z4T4N04-CTLFireability-13
lola: result : false
lola: markings : 29
lola: fired transitions : 88
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 55 (type EXCL) for 54 UtilityControlRoom-PT-Z4T4N04-CTLFireability-14
lola: time limit : 3449 sec
lola: memory limit: 32 pages
lola: FINISHED task # 55 (type EXCL) for UtilityControlRoom-PT-Z4T4N04-CTLFireability-14
lola: result : false
lola: markings : 29
lola: fired transitions : 89
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T4N04-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-01: EG true state space / EG
UtilityControlRoom-PT-Z4T4N04-CTLFireability-02: CTL unknown AGGR
UtilityControlRoom-PT-Z4T4N04-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-04: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-05: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-08: F false state space / EG
UtilityControlRoom-PT-Z4T4N04-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-11: CTL unknown AGGR
UtilityControlRoom-PT-Z4T4N04-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-13: CONJ false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z4T4N04-CTLFireability-15: CTL true CTL model checker


Time elapsed: 151 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="UtilityControlRoom-PT-Z4T4N04"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is UtilityControlRoom-PT-Z4T4N04, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r486-tall-167912702201194"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/UtilityControlRoom-PT-Z4T4N04.tgz
mv UtilityControlRoom-PT-Z4T4N04 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;