About the Execution of LoLA for UtilityControlRoom-PT-Z4T3N10
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 6180.716 | 322553.00 | 307391.00 | 682.80 | TTF???FFT??FFF?? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r486-tall-167912702201178.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is UtilityControlRoom-PT-Z4T3N10, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r486-tall-167912702201178
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 2.7M
-rw-r--r-- 1 mcc users 45K Feb 26 14:43 CTLCardinality.txt
-rw-r--r-- 1 mcc users 215K Feb 26 14:43 CTLCardinality.xml
-rw-r--r-- 1 mcc users 42K Feb 26 14:38 CTLFireability.txt
-rw-r--r-- 1 mcc users 167K Feb 26 14:38 CTLFireability.xml
-rw-r--r-- 1 mcc users 21K Feb 25 17:25 LTLCardinality.txt
-rw-r--r-- 1 mcc users 71K Feb 25 17:25 LTLCardinality.xml
-rw-r--r-- 1 mcc users 68K Feb 25 17:25 LTLFireability.txt
-rw-r--r-- 1 mcc users 186K Feb 25 17:25 LTLFireability.xml
-rw-r--r-- 1 mcc users 116K Feb 26 14:54 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 556K Feb 26 14:54 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 174K Feb 26 14:51 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 639K Feb 26 14:51 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 6.3K Feb 25 17:25 UpperBounds.txt
-rw-r--r-- 1 mcc users 14K Feb 25 17:25 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 8 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 319K Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-CTLFireability-00
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-CTLFireability-01
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-CTLFireability-02
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-CTLFireability-03
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-CTLFireability-04
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-CTLFireability-05
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-CTLFireability-06
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-CTLFireability-07
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-CTLFireability-08
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-CTLFireability-09
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-CTLFireability-10
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-CTLFireability-11
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-CTLFireability-12
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-CTLFireability-13
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-CTLFireability-14
FORMULA_NAME UtilityControlRoom-PT-Z4T3N10-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1679284261962
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=UtilityControlRoom-PT-Z4T3N10
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT UtilityControlRoom-PT-Z4T3N10
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability
FORMULA UtilityControlRoom-PT-Z4T3N10-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z4T3N10-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z4T3N10-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z4T3N10-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z4T3N10-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z4T3N10-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z4T3N10-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z4T3N10-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-PT-Z4T3N10-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1679284584515
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:439
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:439
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: LAUNCH task # 16 (type EXCL) for 15 UtilityControlRoom-PT-Z4T3N10-CTLFireability-05
lola: time limit : 189 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 AGEF EXCL 5/224 5/32 UtilityControlRoom-PT-Z4T3N10-CTLFireability-05 945859 m, 189171 m/sec, 1557766 t fired, .
Time elapsed: 7 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 AGEF EXCL 10/224 8/32 UtilityControlRoom-PT-Z4T3N10-CTLFireability-05 1823332 m, 175494 m/sec, 3201257 t fired, .
Time elapsed: 12 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 AGEF EXCL 15/224 12/32 UtilityControlRoom-PT-Z4T3N10-CTLFireability-05 2646081 m, 164549 m/sec, 4817076 t fired, .
Time elapsed: 17 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 AGEF EXCL 20/224 15/32 UtilityControlRoom-PT-Z4T3N10-CTLFireability-05 3436682 m, 158120 m/sec, 6416706 t fired, .
Time elapsed: 22 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 AGEF EXCL 25/224 18/32 UtilityControlRoom-PT-Z4T3N10-CTLFireability-05 4200638 m, 152791 m/sec, 7993399 t fired, .
Time elapsed: 27 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 AGEF EXCL 30/224 21/32 UtilityControlRoom-PT-Z4T3N10-CTLFireability-05 4942475 m, 148367 m/sec, 9553667 t fired, .
Time elapsed: 32 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 AGEF EXCL 35/224 24/32 UtilityControlRoom-PT-Z4T3N10-CTLFireability-05 5662800 m, 144065 m/sec, 11092465 t fired, .
Time elapsed: 37 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 AGEF EXCL 40/224 27/32 UtilityControlRoom-PT-Z4T3N10-CTLFireability-05 6371678 m, 141775 m/sec, 12618368 t fired, .
Time elapsed: 42 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 AGEF EXCL 45/224 30/32 UtilityControlRoom-PT-Z4T3N10-CTLFireability-05 7069588 m, 139582 m/sec, 14141722 t fired, .
Time elapsed: 47 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 16 (type EXCL) for UtilityControlRoom-PT-Z4T3N10-CTLFireability-05 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 52 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 46 (type EXCL) for 45 UtilityControlRoom-PT-Z4T3N10-CTLFireability-15
lola: time limit : 236 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 5/236 6/32 UtilityControlRoom-PT-Z4T3N10-CTLFireability-15 683477 m, 136695 m/sec, 1909310 t fired, .
Time elapsed: 57 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 10/236 11/32 UtilityControlRoom-PT-Z4T3N10-CTLFireability-15 1320576 m, 127419 m/sec, 3772777 t fired, .
Time elapsed: 62 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 15/236 15/32 UtilityControlRoom-PT-Z4T3N10-CTLFireability-15 1915344 m, 118953 m/sec, 5551469 t fired, .
Time elapsed: 67 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 20/236 20/32 UtilityControlRoom-PT-Z4T3N10-CTLFireability-15 2501673 m, 117265 m/sec, 7317886 t fired, .
Time elapsed: 72 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 25/236 24/32 UtilityControlRoom-PT-Z4T3N10-CTLFireability-15 3072397 m, 114144 m/sec, 9050264 t fired, .
Time elapsed: 77 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 30/236 28/32 UtilityControlRoom-PT-Z4T3N10-CTLFireability-15 3631769 m, 111874 m/sec, 10765120 t fired, .
Time elapsed: 82 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
46 CTL EXCL 35/236 32/32 UtilityControlRoom-PT-Z4T3N10-CTLFireability-15 4184159 m, 110478 m/sec, 12473394 t fired, .
Time elapsed: 87 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 46 (type EXCL) for UtilityControlRoom-PT-Z4T3N10-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 92 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 40 (type EXCL) for 39 UtilityControlRoom-PT-Z4T3N10-CTLFireability-13
lola: time limit : 250 sec
lola: memory limit: 32 pages
lola: FINISHED task # 40 (type EXCL) for UtilityControlRoom-PT-Z4T3N10-CTLFireability-13
lola: result : false
lola: markings : 572
lola: fired transitions : 681
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 34 (type EXCL) for 33 UtilityControlRoom-PT-Z4T3N10-CTLFireability-11
lola: time limit : 269 sec
lola: memory limit: 32 pages
lola: FINISHED task # 34 (type EXCL) for UtilityControlRoom-PT-Z4T3N10-CTLFireability-11
lola: result : false
lola: markings : 576
lola: fired transitions : 687
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 31 (type EXCL) for 30 UtilityControlRoom-PT-Z4T3N10-CTLFireability-10
lola: time limit : 292 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 5/292 6/32 UtilityControlRoom-PT-Z4T3N10-CTLFireability-10 715964 m, 143192 m/sec, 1927296 t fired, .
Time elapsed: 97 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 10/292 11/32 UtilityControlRoom-PT-Z4T3N10-CTLFireability-10 1376627 m, 132132 m/sec, 3761619 t fired, .
Time elapsed: 102 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 15/292 16/32 UtilityControlRoom-PT-Z4T3N10-CTLFireability-10 2012542 m, 127183 m/sec, 5547552 t fired, .
Time elapsed: 107 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 20/292 20/32 UtilityControlRoom-PT-Z4T3N10-CTLFireability-10 2637938 m, 125079 m/sec, 7316730 t fired, .
Time elapsed: 112 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 25/292 25/32 UtilityControlRoom-PT-Z4T3N10-CTLFireability-10 3249904 m, 122393 m/sec, 9062045 t fired, .
Time elapsed: 117 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
31 CTL EXCL 30/292 29/32 UtilityControlRoom-PT-Z4T3N10-CTLFireability-10 3854316 m, 120882 m/sec, 10788817 t fired, .
Time elapsed: 122 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 31 (type EXCL) for UtilityControlRoom-PT-Z4T3N10-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 127 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 25 (type EXCL) for 24 UtilityControlRoom-PT-Z4T3N10-CTLFireability-08
lola: time limit : 315 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 5/315 8/32 UtilityControlRoom-PT-Z4T3N10-CTLFireability-08 946916 m, 189383 m/sec, 1712380 t fired, .
Time elapsed: 132 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 10/315 14/32 UtilityControlRoom-PT-Z4T3N10-CTLFireability-08 1765017 m, 163620 m/sec, 3337085 t fired, .
Time elapsed: 137 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 15/315 20/32 UtilityControlRoom-PT-Z4T3N10-CTLFireability-08 2543317 m, 155660 m/sec, 4896733 t fired, .
Time elapsed: 142 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 25 (type EXCL) for UtilityControlRoom-PT-Z4T3N10-CTLFireability-08
lola: result : true
lola: markings : 3010508
lola: fired transitions : 5842263
lola: time used : 19.000000
lola: memory pages used : 24
lola: LAUNCH task # 22 (type EXCL) for 21 UtilityControlRoom-PT-Z4T3N10-CTLFireability-07
lola: time limit : 345 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for UtilityControlRoom-PT-Z4T3N10-CTLFireability-07
lola: result : false
lola: markings : 72
lola: fired transitions : 80
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 UtilityControlRoom-PT-Z4T3N10-CTLFireability-06
lola: time limit : 383 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 1/383 1/32 UtilityControlRoom-PT-Z4T3N10-CTLFireability-06 160469 m, 32093 m/sec, 288579 t fired, .
Time elapsed: 147 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 19 (type EXCL) for UtilityControlRoom-PT-Z4T3N10-CTLFireability-06
lola: result : false
lola: markings : 335880
lola: fired transitions : 787425
lola: time used : 2.000000
lola: memory pages used : 2
lola: LAUNCH task # 7 (type EXCL) for 6 UtilityControlRoom-PT-Z4T3N10-CTLFireability-02
lola: time limit : 431 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for UtilityControlRoom-PT-Z4T3N10-CTLFireability-02
lola: result : false
lola: markings : 110
lola: fired transitions : 113
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 UtilityControlRoom-PT-Z4T3N10-CTLFireability-01
lola: time limit : 493 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for UtilityControlRoom-PT-Z4T3N10-CTLFireability-01
lola: result : true
lola: markings : 187
lola: fired transitions : 259
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 36 UtilityControlRoom-PT-Z4T3N10-CTLFireability-12
lola: time limit : 575 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL) for UtilityControlRoom-PT-Z4T3N10-CTLFireability-12
lola: result : false
lola: markings : 7302
lola: fired transitions : 14233
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 UtilityControlRoom-PT-Z4T3N10-CTLFireability-09
lola: time limit : 690 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 4/690 4/32 UtilityControlRoom-PT-Z4T3N10-CTLFireability-09 718143 m, 143628 m/sec, 2202467 t fired, .
Time elapsed: 152 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 9/690 8/32 UtilityControlRoom-PT-Z4T3N10-CTLFireability-09 1596119 m, 175595 m/sec, 5069607 t fired, .
Time elapsed: 157 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 14/690 12/32 UtilityControlRoom-PT-Z4T3N10-CTLFireability-09 2411653 m, 163106 m/sec, 7788970 t fired, .
Time elapsed: 162 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 19/690 16/32 UtilityControlRoom-PT-Z4T3N10-CTLFireability-09 3173285 m, 152326 m/sec, 10381585 t fired, .
Time elapsed: 167 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 24/690 20/32 UtilityControlRoom-PT-Z4T3N10-CTLFireability-09 3933923 m, 152127 m/sec, 12998662 t fired, .
Time elapsed: 172 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 29/690 23/32 UtilityControlRoom-PT-Z4T3N10-CTLFireability-09 4675187 m, 148252 m/sec, 15588467 t fired, .
Time elapsed: 177 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 34/690 27/32 UtilityControlRoom-PT-Z4T3N10-CTLFireability-09 5382382 m, 141439 m/sec, 18069551 t fired, .
Time elapsed: 182 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 39/690 30/32 UtilityControlRoom-PT-Z4T3N10-CTLFireability-09 6076344 m, 138792 m/sec, 20516026 t fired, .
Time elapsed: 187 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 28 (type EXCL) for UtilityControlRoom-PT-Z4T3N10-CTLFireability-09 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 192 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 13 (type EXCL) for 12 UtilityControlRoom-PT-Z4T3N10-CTLFireability-04
lola: time limit : 852 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 5/852 5/32 UtilityControlRoom-PT-Z4T3N10-CTLFireability-04 677653 m, 135530 m/sec, 1883625 t fired, .
Time elapsed: 197 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 10/852 9/32 UtilityControlRoom-PT-Z4T3N10-CTLFireability-04 1321379 m, 128745 m/sec, 3687309 t fired, .
Time elapsed: 202 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 15/852 12/32 UtilityControlRoom-PT-Z4T3N10-CTLFireability-04 1938290 m, 123382 m/sec, 5487538 t fired, .
Time elapsed: 207 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 20/852 15/32 UtilityControlRoom-PT-Z4T3N10-CTLFireability-04 2530310 m, 118404 m/sec, 7196210 t fired, .
Time elapsed: 212 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 25/852 19/32 UtilityControlRoom-PT-Z4T3N10-CTLFireability-04 3150015 m, 123941 m/sec, 8953313 t fired, .
Time elapsed: 217 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 30/852 22/32 UtilityControlRoom-PT-Z4T3N10-CTLFireability-04 3733421 m, 116681 m/sec, 10650743 t fired, .
Time elapsed: 222 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 35/852 26/32 UtilityControlRoom-PT-Z4T3N10-CTLFireability-04 4273009 m, 107917 m/sec, 12507691 t fired, .
Time elapsed: 227 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 40/852 29/32 UtilityControlRoom-PT-Z4T3N10-CTLFireability-04 4824650 m, 110328 m/sec, 14274043 t fired, .
Time elapsed: 232 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 45/852 32/32 UtilityControlRoom-PT-Z4T3N10-CTLFireability-04 5346498 m, 104369 m/sec, 16120608 t fired, .
Time elapsed: 237 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 13 (type EXCL) for UtilityControlRoom-PT-Z4T3N10-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 242 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 1 (type EXCL) for 0 UtilityControlRoom-PT-Z4T3N10-CTLFireability-00
lola: time limit : 1119 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for UtilityControlRoom-PT-Z4T3N10-CTLFireability-00
lola: result : true
lola: markings : 186
lola: fired transitions : 204
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 UtilityControlRoom-PT-Z4T3N10-CTLFireability-03
lola: time limit : 1679 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 5/1679 5/32 UtilityControlRoom-PT-Z4T3N10-CTLFireability-03 617768 m, 123553 m/sec, 1650072 t fired, .
Time elapsed: 247 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 10/1679 10/32 UtilityControlRoom-PT-Z4T3N10-CTLFireability-03 1175928 m, 111632 m/sec, 3188862 t fired, .
Time elapsed: 252 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 15/1679 14/32 UtilityControlRoom-PT-Z4T3N10-CTLFireability-03 1708018 m, 106418 m/sec, 4663444 t fired, .
Time elapsed: 257 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 20/1679 18/32 UtilityControlRoom-PT-Z4T3N10-CTLFireability-03 2225743 m, 103545 m/sec, 6107523 t fired, .
Time elapsed: 262 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 25/1679 21/32 UtilityControlRoom-PT-Z4T3N10-CTLFireability-03 2740691 m, 102989 m/sec, 7544752 t fired, .
Time elapsed: 267 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 30/1679 25/32 UtilityControlRoom-PT-Z4T3N10-CTLFireability-03 3241369 m, 100135 m/sec, 8949409 t fired, .
Time elapsed: 272 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 35/1679 29/32 UtilityControlRoom-PT-Z4T3N10-CTLFireability-03 3736854 m, 99097 m/sec, 10340949 t fired, .
Time elapsed: 277 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 40/1679 32/32 UtilityControlRoom-PT-Z4T3N10-CTLFireability-03 4226854 m, 98000 m/sec, 11724396 t fired, .
Time elapsed: 282 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 10 (type EXCL) for UtilityControlRoom-PT-Z4T3N10-CTLFireability-03 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 287 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 43 (type EXCL) for 42 UtilityControlRoom-PT-Z4T3N10-CTLFireability-14
lola: time limit : 3313 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 5/3313 7/32 UtilityControlRoom-PT-Z4T3N10-CTLFireability-14 1279143 m, 255828 m/sec, 2606306 t fired, .
Time elapsed: 292 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 10/3313 12/32 UtilityControlRoom-PT-Z4T3N10-CTLFireability-14 2338272 m, 211825 m/sec, 4917784 t fired, .
Time elapsed: 297 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 15/3313 16/32 UtilityControlRoom-PT-Z4T3N10-CTLFireability-14 3330611 m, 198467 m/sec, 7142705 t fired, .
Time elapsed: 302 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 20/3313 21/32 UtilityControlRoom-PT-Z4T3N10-CTLFireability-14 4289957 m, 191869 m/sec, 9332963 t fired, .
Time elapsed: 307 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 25/3313 25/32 UtilityControlRoom-PT-Z4T3N10-CTLFireability-14 5217508 m, 185510 m/sec, 11466276 t fired, .
Time elapsed: 312 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 30/3313 29/32 UtilityControlRoom-PT-Z4T3N10-CTLFireability-14 6117139 m, 179926 m/sec, 13558669 t fired, .
Time elapsed: 317 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 43 (type EXCL) for UtilityControlRoom-PT-Z4T3N10-CTLFireability-14 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 322 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z4T3N10-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-02: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-03: CTL unknown AGGR
UtilityControlRoom-PT-Z4T3N10-CTLFireability-04: CTL unknown AGGR
UtilityControlRoom-PT-Z4T3N10-CTLFireability-05: AGEF unknown AGGR
UtilityControlRoom-PT-Z4T3N10-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-09: CTL unknown AGGR
UtilityControlRoom-PT-Z4T3N10-CTLFireability-10: CTL unknown AGGR
UtilityControlRoom-PT-Z4T3N10-CTLFireability-11: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-12: AFAG false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-PT-Z4T3N10-CTLFireability-14: CTL unknown AGGR
UtilityControlRoom-PT-Z4T3N10-CTLFireability-15: CTL unknown AGGR
Time elapsed: 322 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="UtilityControlRoom-PT-Z4T3N10"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is UtilityControlRoom-PT-Z4T3N10, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r486-tall-167912702201178"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/UtilityControlRoom-PT-Z4T3N10.tgz
mv UtilityControlRoom-PT-Z4T3N10 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;