fond

jQuery Multi Level CSS Menu Css3Menu.com

Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r486-tall-167912702101098
Last Updated
May 14, 2023

About the Execution of LoLA for UtilityControlRoom-PT-Z2T3N06

Execution Summary
Max Memory
Used (MB)		 Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
1399.016 201285.00 196016.00 602.20 ?F?FTTFTTFFTFTFT normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r486-tall-167912702101098.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is UtilityControlRoom-PT-Z2T3N06, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r486-tall-167912702101098
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1016K
-rw-r--r-- 1 mcc users 14K Feb 26 14:50 CTLCardinality.txt
-rw-r--r-- 1 mcc users 88K Feb 26 14:50 CTLCardinality.xml
-rw-r--r-- 1 mcc users 22K Feb 26 14:49 CTLFireability.txt
-rw-r--r-- 1 mcc users 105K Feb 26 14:49 CTLFireability.xml
-rw-r--r-- 1 mcc users 13K Feb 25 17:24 LTLCardinality.txt
-rw-r--r-- 1 mcc users 50K Feb 25 17:24 LTLCardinality.xml
-rw-r--r-- 1 mcc users 7.9K Feb 25 17:24 LTLFireability.txt
-rw-r--r-- 1 mcc users 33K Feb 25 17:24 LTLFireability.xml
-rw-r--r-- 1 mcc users 47K Feb 26 14:54 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 261K Feb 26 14:54 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 49K Feb 26 14:53 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 207K Feb 26 14:53 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 3.0K Feb 25 17:24 UpperBounds.txt
-rw-r--r-- 1 mcc users 6.2K Feb 25 17:24 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 8 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 70K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME UtilityControlRoom-PT-Z2T3N06-CTLFireability-00
FORMULA_NAME UtilityControlRoom-PT-Z2T3N06-CTLFireability-01
FORMULA_NAME UtilityControlRoom-PT-Z2T3N06-CTLFireability-02
FORMULA_NAME UtilityControlRoom-PT-Z2T3N06-CTLFireability-03
FORMULA_NAME UtilityControlRoom-PT-Z2T3N06-CTLFireability-04
FORMULA_NAME UtilityControlRoom-PT-Z2T3N06-CTLFireability-05
FORMULA_NAME UtilityControlRoom-PT-Z2T3N06-CTLFireability-06
FORMULA_NAME UtilityControlRoom-PT-Z2T3N06-CTLFireability-07
FORMULA_NAME UtilityControlRoom-PT-Z2T3N06-CTLFireability-08
FORMULA_NAME UtilityControlRoom-PT-Z2T3N06-CTLFireability-09
FORMULA_NAME UtilityControlRoom-PT-Z2T3N06-CTLFireability-10
FORMULA_NAME UtilityControlRoom-PT-Z2T3N06-CTLFireability-11
FORMULA_NAME UtilityControlRoom-PT-Z2T3N06-CTLFireability-12
FORMULA_NAME UtilityControlRoom-PT-Z2T3N06-CTLFireability-13
FORMULA_NAME UtilityControlRoom-PT-Z2T3N06-CTLFireability-14
FORMULA_NAME UtilityControlRoom-PT-Z2T3N06-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679276359876

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=UtilityControlRoom-PT-Z2T3N06
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT UtilityControlRoom-PT-Z2T3N06
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability

FORMULA UtilityControlRoom-PT-Z2T3N06-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T3N06-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T3N06-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T3N06-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T3N06-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T3N06-CTLFireability-10 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T3N06-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T3N06-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T3N06-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T3N06-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T3N06-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T3N06-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T3N06-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-PT-Z2T3N06-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679276561161

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:439
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 6 (type EXCL) for 3 UtilityControlRoom-PT-Z2T3N06-CTLFireability-01
lola: time limit : 149 sec
lola: memory limit: 32 pages
lola: FINISHED task # 6 (type EXCL) for UtilityControlRoom-PT-Z2T3N06-CTLFireability-01
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: LAUNCH task # 41 (type EXCL) for 40 UtilityControlRoom-PT-Z2T3N06-CTLFireability-12
lola: time limit : 189 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: FINISHED task # 41 (type EXCL) for UtilityControlRoom-PT-Z2T3N06-CTLFireability-12
lola: result : false
lola: markings : 41
lola: fired transitions : 78
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 38 (type EXCL) for 37 UtilityControlRoom-PT-Z2T3N06-CTLFireability-11
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: FINISHED task # 38 (type EXCL) for UtilityControlRoom-PT-Z2T3N06-CTLFireability-11
lola: result : true
lola: markings : 45
lola: fired transitions : 45
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 17 (type EXCL) for 16 UtilityControlRoom-PT-Z2T3N06-CTLFireability-04
lola: time limit : 257 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:730
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-12: CTL false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-01: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 5/257 5/32 UtilityControlRoom-PT-Z2T3N06-CTLFireability-04 961755 m, 192351 m/sec, 4340372 t fired, .

Time elapsed: 6 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 17 (type EXCL) for UtilityControlRoom-PT-Z2T3N06-CTLFireability-04
lola: result : true
lola: markings : 1397649
lola: fired transitions : 6362228
lola: time used : 7.000000
lola: memory pages used : 6
lola: LAUNCH task # 50 (type EXCL) for 49 UtilityControlRoom-PT-Z2T3N06-CTLFireability-15
lola: time limit : 276 sec
lola: memory limit: 32 pages
lola: FINISHED task # 50 (type EXCL) for UtilityControlRoom-PT-Z2T3N06-CTLFireability-15
lola: result : true
lola: markings : 36
lola: fired transitions : 37
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 47 (type EXCL) for 46 UtilityControlRoom-PT-Z2T3N06-CTLFireability-14
lola: time limit : 299 sec
lola: memory limit: 32 pages
lola: FINISHED task # 47 (type EXCL) for UtilityControlRoom-PT-Z2T3N06-CTLFireability-14
lola: result : false
lola: markings : 28
lola: fired transitions : 84
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 35 (type EXCL) for 34 UtilityControlRoom-PT-Z2T3N06-CTLFireability-10
lola: time limit : 326 sec
lola: memory limit: 32 pages
lola: FINISHED task # 35 (type EXCL) for UtilityControlRoom-PT-Z2T3N06-CTLFireability-10
lola: result : false
lola: markings : 9906
lola: fired transitions : 16579
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 32 (type EXCL) for 31 UtilityControlRoom-PT-Z2T3N06-CTLFireability-09
lola: time limit : 359 sec
lola: memory limit: 32 pages
lola: FINISHED task # 32 (type EXCL) for UtilityControlRoom-PT-Z2T3N06-CTLFireability-09
lola: result : false
lola: markings : 41
lola: fired transitions : 42
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 26 (type EXCL) for 25 UtilityControlRoom-PT-Z2T3N06-CTLFireability-07
lola: time limit : 399 sec
lola: memory limit: 32 pages
lola: FINISHED task # 26 (type EXCL) for UtilityControlRoom-PT-Z2T3N06-CTLFireability-07
lola: result : true
lola: markings : 109
lola: fired transitions : 393
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 UtilityControlRoom-PT-Z2T3N06-CTLFireability-00
lola: time limit : 449 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-01: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 3/449 3/32 UtilityControlRoom-PT-Z2T3N06-CTLFireability-00 633995 m, 126799 m/sec, 2842678 t fired, .

Time elapsed: 11 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-01: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 8/449 7/32 UtilityControlRoom-PT-Z2T3N06-CTLFireability-00 1642078 m, 201616 m/sec, 7874537 t fired, .

Time elapsed: 16 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-01: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 13/449 11/32 UtilityControlRoom-PT-Z2T3N06-CTLFireability-00 2558119 m, 183208 m/sec, 12794884 t fired, .

Time elapsed: 21 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-01: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 18/449 16/32 UtilityControlRoom-PT-Z2T3N06-CTLFireability-00 3529420 m, 194260 m/sec, 17748585 t fired, .

Time elapsed: 26 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-01: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 23/449 19/32 UtilityControlRoom-PT-Z2T3N06-CTLFireability-00 4410356 m, 176187 m/sec, 22665610 t fired, .

Time elapsed: 31 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-01: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 28/449 23/32 UtilityControlRoom-PT-Z2T3N06-CTLFireability-00 5252332 m, 168395 m/sec, 27520348 t fired, .

Time elapsed: 36 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-01: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 33/449 27/32 UtilityControlRoom-PT-Z2T3N06-CTLFireability-00 6270406 m, 203614 m/sec, 32697311 t fired, .

Time elapsed: 41 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-01: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 38/449 31/32 UtilityControlRoom-PT-Z2T3N06-CTLFireability-00 7219861 m, 189891 m/sec, 37862850 t fired, .

Time elapsed: 46 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for UtilityControlRoom-PT-Z2T3N06-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-01: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 51 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 52 (type EXCL) for 13 UtilityControlRoom-PT-Z2T3N06-CTLFireability-03
lola: time limit : 507 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-01: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-03: EFAG 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 AGEF EXCL 5/507 5/32 UtilityControlRoom-PT-Z2T3N06-CTLFireability-03 1230279 m, 246055 m/sec, 3171172 t fired, .

Time elapsed: 56 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-01: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-03: EFAG 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 AGEF EXCL 10/507 9/32 UtilityControlRoom-PT-Z2T3N06-CTLFireability-03 2192253 m, 192394 m/sec, 6175142 t fired, .

Time elapsed: 61 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-01: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-03: EFAG 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 AGEF EXCL 15/507 12/32 UtilityControlRoom-PT-Z2T3N06-CTLFireability-03 2999316 m, 161412 m/sec, 8995294 t fired, .

Time elapsed: 66 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-01: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-03: EFAG 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 AGEF EXCL 20/507 15/32 UtilityControlRoom-PT-Z2T3N06-CTLFireability-03 3706996 m, 141536 m/sec, 11715254 t fired, .

Time elapsed: 71 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-01: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-03: EFAG 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 AGEF EXCL 25/507 17/32 UtilityControlRoom-PT-Z2T3N06-CTLFireability-03 4357398 m, 130080 m/sec, 14459646 t fired, .

Time elapsed: 76 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-01: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-03: EFAG 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 AGEF EXCL 30/507 20/32 UtilityControlRoom-PT-Z2T3N06-CTLFireability-03 5098943 m, 148309 m/sec, 17970714 t fired, .

Time elapsed: 81 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-01: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-03: EFAG 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 AGEF EXCL 35/507 22/32 UtilityControlRoom-PT-Z2T3N06-CTLFireability-03 5625543 m, 105320 m/sec, 21840203 t fired, .

Time elapsed: 86 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-01: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-03: EFAG 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 AGEF EXCL 40/507 23/32 UtilityControlRoom-PT-Z2T3N06-CTLFireability-03 5777425 m, 30376 m/sec, 25548006 t fired, .

Time elapsed: 91 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-01: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-03: EFAG 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 AGEF EXCL 45/507 23/32 UtilityControlRoom-PT-Z2T3N06-CTLFireability-03 5871536 m, 18822 m/sec, 29274850 t fired, .

Time elapsed: 96 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-01: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-03: EFAG 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 AGEF EXCL 50/507 23/32 UtilityControlRoom-PT-Z2T3N06-CTLFireability-03 5921593 m, 10011 m/sec, 33080150 t fired, .

Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-01: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-03: EFAG 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 AGEF EXCL 55/507 23/32 UtilityControlRoom-PT-Z2T3N06-CTLFireability-03 5948660 m, 5413 m/sec, 37084290 t fired, .

Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 52 (type EXCL) for UtilityControlRoom-PT-Z2T3N06-CTLFireability-03
lola: result : true
lola: markings : 5958408
lola: fired transitions : 40445716
lola: time used : 59.000000
lola: memory pages used : 23
lola: LAUNCH task # 8 (type EXCL) for 3 UtilityControlRoom-PT-Z2T3N06-CTLFireability-01
lola: time limit : 581 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLFireability-03: EFAG false tscc_search
UtilityControlRoom-PT-Z2T3N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-01: DISJ 0 0 1 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 EFEG EXCL 1/581 1/32 UtilityControlRoom-PT-Z2T3N06-CTLFireability-01 175439 m, 35087 m/sec, 656417 t fired, .

Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLFireability-03: EFAG false tscc_search
UtilityControlRoom-PT-Z2T3N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-01: DISJ 0 0 1 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 EFEG EXCL 6/581 4/32 UtilityControlRoom-PT-Z2T3N06-CTLFireability-01 811068 m, 127125 m/sec, 3742883 t fired, .

Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLFireability-03: EFAG false tscc_search
UtilityControlRoom-PT-Z2T3N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-01: DISJ 0 0 1 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 EFEG EXCL 11/581 5/32 UtilityControlRoom-PT-Z2T3N06-CTLFireability-01 1282553 m, 94297 m/sec, 6777877 t fired, .

Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLFireability-03: EFAG false tscc_search
UtilityControlRoom-PT-Z2T3N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-01: DISJ 0 0 1 0 3 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
8 EFEG EXCL 16/581 7/32 UtilityControlRoom-PT-Z2T3N06-CTLFireability-01 1760684 m, 95626 m/sec, 9920479 t fired, .

Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 8 (type EXCL) for UtilityControlRoom-PT-Z2T3N06-CTLFireability-01
lola: result : false
lola: markings : 2232105
lola: fired transitions : 12667168
lola: time used : 20.000000
lola: memory pages used : 9
lola: LAUNCH task # 29 (type EXCL) for 28 UtilityControlRoom-PT-Z2T3N06-CTLFireability-08
lola: time limit : 694 sec
lola: memory limit: 32 pages
lola: FINISHED task # 29 (type EXCL) for UtilityControlRoom-PT-Z2T3N06-CTLFireability-08
lola: result : true
lola: markings : 44
lola: fired transitions : 99
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 23 (type EXCL) for 22 UtilityControlRoom-PT-Z2T3N06-CTLFireability-06
lola: time limit : 867 sec
lola: memory limit: 32 pages
lola: FINISHED task # 23 (type EXCL) for UtilityControlRoom-PT-Z2T3N06-CTLFireability-06
lola: result : false
lola: markings : 30
lola: fired transitions : 32
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 11 (type EXCL) for 10 UtilityControlRoom-PT-Z2T3N06-CTLFireability-02
lola: time limit : 1156 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLFireability-01: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N06-CTLFireability-03: EFAG false tscc_search
UtilityControlRoom-PT-Z2T3N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 1/1156 2/32 UtilityControlRoom-PT-Z2T3N06-CTLFireability-02 341220 m, 68244 m/sec, 1119934 t fired, .

Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLFireability-01: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N06-CTLFireability-03: EFAG false tscc_search
UtilityControlRoom-PT-Z2T3N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 6/1156 8/32 UtilityControlRoom-PT-Z2T3N06-CTLFireability-02 1779140 m, 287584 m/sec, 6421696 t fired, .

Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLFireability-01: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N06-CTLFireability-03: EFAG false tscc_search
UtilityControlRoom-PT-Z2T3N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 11/1156 13/32 UtilityControlRoom-PT-Z2T3N06-CTLFireability-02 3017002 m, 247572 m/sec, 11562975 t fired, .

Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLFireability-01: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N06-CTLFireability-03: EFAG false tscc_search
UtilityControlRoom-PT-Z2T3N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 16/1156 18/32 UtilityControlRoom-PT-Z2T3N06-CTLFireability-02 4106959 m, 217991 m/sec, 16771414 t fired, .

Time elapsed: 146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLFireability-01: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N06-CTLFireability-03: EFAG false tscc_search
UtilityControlRoom-PT-Z2T3N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 21/1156 23/32 UtilityControlRoom-PT-Z2T3N06-CTLFireability-02 5171313 m, 212870 m/sec, 22056701 t fired, .

Time elapsed: 151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLFireability-01: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N06-CTLFireability-03: EFAG false tscc_search
UtilityControlRoom-PT-Z2T3N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 26/1156 27/32 UtilityControlRoom-PT-Z2T3N06-CTLFireability-02 6305448 m, 226827 m/sec, 27217708 t fired, .

Time elapsed: 156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLFireability-01: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N06-CTLFireability-03: EFAG false tscc_search
UtilityControlRoom-PT-Z2T3N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 31/1156 31/32 UtilityControlRoom-PT-Z2T3N06-CTLFireability-02 7135542 m, 166018 m/sec, 32310905 t fired, .

Time elapsed: 161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 11 (type EXCL) for UtilityControlRoom-PT-Z2T3N06-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLFireability-01: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N06-CTLFireability-03: EFAG false tscc_search
UtilityControlRoom-PT-Z2T3N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 44 (type EXCL) for 43 UtilityControlRoom-PT-Z2T3N06-CTLFireability-13
lola: time limit : 1717 sec
lola: memory limit: 32 pages
lola: FINISHED task # 44 (type EXCL) for UtilityControlRoom-PT-Z2T3N06-CTLFireability-13
lola: result : true
lola: markings : 44
lola: fired transitions : 157
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 20 (type EXCL) for 19 UtilityControlRoom-PT-Z2T3N06-CTLFireability-05
lola: time limit : 3434 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLFireability-01: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N06-CTLFireability-03: EFAG false tscc_search
UtilityControlRoom-PT-Z2T3N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-05: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 5/3434 3/32 UtilityControlRoom-PT-Z2T3N06-CTLFireability-05 681867 m, 136373 m/sec, 4616047 t fired, .

Time elapsed: 171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLFireability-01: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N06-CTLFireability-03: EFAG false tscc_search
UtilityControlRoom-PT-Z2T3N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-05: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 10/3434 6/32 UtilityControlRoom-PT-Z2T3N06-CTLFireability-05 1284816 m, 120589 m/sec, 9264268 t fired, .

Time elapsed: 176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLFireability-01: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N06-CTLFireability-03: EFAG false tscc_search
UtilityControlRoom-PT-Z2T3N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-05: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 15/3434 8/32 UtilityControlRoom-PT-Z2T3N06-CTLFireability-05 1874334 m, 117903 m/sec, 13935875 t fired, .

Time elapsed: 181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLFireability-01: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N06-CTLFireability-03: EFAG false tscc_search
UtilityControlRoom-PT-Z2T3N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-05: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 20/3434 11/32 UtilityControlRoom-PT-Z2T3N06-CTLFireability-05 2474065 m, 119946 m/sec, 18608104 t fired, .

Time elapsed: 186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLFireability-01: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N06-CTLFireability-03: EFAG false tscc_search
UtilityControlRoom-PT-Z2T3N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-05: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 25/3434 13/32 UtilityControlRoom-PT-Z2T3N06-CTLFireability-05 3052280 m, 115643 m/sec, 23330834 t fired, .

Time elapsed: 191 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLFireability-01: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N06-CTLFireability-03: EFAG false tscc_search
UtilityControlRoom-PT-Z2T3N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-05: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 30/3434 16/32 UtilityControlRoom-PT-Z2T3N06-CTLFireability-05 3605396 m, 110623 m/sec, 28075289 t fired, .

Time elapsed: 196 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLFireability-01: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N06-CTLFireability-03: EFAG false tscc_search
UtilityControlRoom-PT-Z2T3N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-PT-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-PT-Z2T3N06-CTLFireability-05: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 35/3434 18/32 UtilityControlRoom-PT-Z2T3N06-CTLFireability-05 4167499 m, 112420 m/sec, 32638574 t fired, .

Time elapsed: 201 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 20 (type EXCL) for UtilityControlRoom-PT-Z2T3N06-CTLFireability-05
lola: result : true
lola: markings : 4259026
lola: fired transitions : 33421210
lola: time used : 36.000000
lola: memory pages used : 18
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-PT-Z2T3N06-CTLFireability-00: CTL unknown AGGR
UtilityControlRoom-PT-Z2T3N06-CTLFireability-01: DISJ false DISJ
UtilityControlRoom-PT-Z2T3N06-CTLFireability-02: CTL unknown AGGR
UtilityControlRoom-PT-Z2T3N06-CTLFireability-03: EFAG false tscc_search
UtilityControlRoom-PT-Z2T3N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-09: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-10: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-13: CTL true CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-PT-Z2T3N06-CTLFireability-15: CTL true CTL model checker


Time elapsed: 202 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="UtilityControlRoom-PT-Z2T3N06"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is UtilityControlRoom-PT-Z2T3N06, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r486-tall-167912702101098"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/UtilityControlRoom-PT-Z2T3N06.tgz
mv UtilityControlRoom-PT-Z2T3N06 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;