About the Execution of LoLA for UtilityControlRoom-COL-Z4T4N06
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 6494.315 | 3600000.00 | 256335.00 | 7734.60 | ?T?TTTFTFT?T??F? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r486-tall-167912702101066.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is UtilityControlRoom-COL-Z4T4N06, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r486-tall-167912702101066
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 440K
-rw-r--r-- 1 mcc users 6.7K Feb 26 14:23 CTLCardinality.txt
-rw-r--r-- 1 mcc users 59K Feb 26 14:23 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.6K Feb 26 14:21 CTLFireability.txt
-rw-r--r-- 1 mcc users 49K Feb 26 14:21 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.0K Feb 25 17:25 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Feb 25 17:25 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.8K Feb 25 17:25 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 17:25 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Feb 26 14:31 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 114K Feb 26 14:31 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.2K Feb 26 14:29 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 63K Feb 26 14:29 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Feb 25 17:25 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K Feb 25 17:25 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_pt
-rw-r--r-- 1 mcc users 8 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 29K Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME UtilityControlRoom-COL-Z4T4N06-CTLFireability-00
FORMULA_NAME UtilityControlRoom-COL-Z4T4N06-CTLFireability-01
FORMULA_NAME UtilityControlRoom-COL-Z4T4N06-CTLFireability-02
FORMULA_NAME UtilityControlRoom-COL-Z4T4N06-CTLFireability-03
FORMULA_NAME UtilityControlRoom-COL-Z4T4N06-CTLFireability-04
FORMULA_NAME UtilityControlRoom-COL-Z4T4N06-CTLFireability-05
FORMULA_NAME UtilityControlRoom-COL-Z4T4N06-CTLFireability-06
FORMULA_NAME UtilityControlRoom-COL-Z4T4N06-CTLFireability-07
FORMULA_NAME UtilityControlRoom-COL-Z4T4N06-CTLFireability-08
FORMULA_NAME UtilityControlRoom-COL-Z4T4N06-CTLFireability-09
FORMULA_NAME UtilityControlRoom-COL-Z4T4N06-CTLFireability-10
FORMULA_NAME UtilityControlRoom-COL-Z4T4N06-CTLFireability-11
FORMULA_NAME UtilityControlRoom-COL-Z4T4N06-CTLFireability-12
FORMULA_NAME UtilityControlRoom-COL-Z4T4N06-CTLFireability-13
FORMULA_NAME UtilityControlRoom-COL-Z4T4N06-CTLFireability-14
FORMULA_NAME UtilityControlRoom-COL-Z4T4N06-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1679272545899
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=UtilityControlRoom-COL-Z4T4N06
Not applying reductions.
Model is COL
CTLFireability PT
[2023-03-20 00:35:47] [INFO ] Running its-tools with arguments : [-pnfolder, ., -examination, CTLFireability, --reduce-single, STATESPACE]
[2023-03-20 00:35:47] [INFO ] Parsing pnml file : /home/mcc/execution/./model.pnml
[2023-03-20 00:35:47] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2023-03-20 00:35:47] [WARNING] Using fallBack plugin, rng conformance not checked
[2023-03-20 00:35:47] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 611 ms
[2023-03-20 00:35:48] [INFO ] Imported 13 HL places and 12 HL transitions for a total of 228 PT places and 450.0 transition bindings in 13 ms.
Parsed 16 properties from file ./CTLFireability.xml in 12 ms.
[2023-03-20 00:35:48] [INFO ] Unfolded HLPN to a Petri net with 228 places and 450 transitions 1446 arcs in 25 ms.
[2023-03-20 00:35:48] [INFO ] Unfolded 16 HLPN properties in 1 ms.
[2023-03-20 00:35:48] [INFO ] Reduced 18 identical enabling conditions.
[2023-03-20 00:35:48] [INFO ] Reduced 18 identical enabling conditions.
[2023-03-20 00:35:48] [INFO ] Reduced 18 identical enabling conditions.
[2023-03-20 00:35:48] [INFO ] Reduced 18 identical enabling conditions.
[2023-03-20 00:35:48] [INFO ] Reduced 18 identical enabling conditions.
[2023-03-20 00:35:48] [INFO ] Reduced 18 identical enabling conditions.
[2023-03-20 00:35:48] [INFO ] Reduced 18 identical enabling conditions.
[2023-03-20 00:35:48] [INFO ] Reduced 18 identical enabling conditions.
[2023-03-20 00:35:48] [INFO ] Reduced 18 identical enabling conditions.
Ensure Unique test removed 96 transitions
Reduce isomorphic transitions removed 96 transitions.
Drop transitions removed 24 transitions
Redundant transition composition rules discarded 24 transitions
[2023-03-20 00:35:48] [INFO ] Export to MCC of 16 properties in file ./CTLFireability.STATESPACE.xml took 27 ms.
[2023-03-20 00:35:48] [INFO ] Export to PNML in file ./model.STATESPACE.pnml of net with 228 places, 330 transitions and 966 arcs took 3 ms.
Total runtime 828 ms.
starting LoLA
BK_INPUT UtilityControlRoom-COL-Z4T4N06
BK_EXAMINATION: CTLCardinality
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution/unfCTLFireability
FORMULA UtilityControlRoom-COL-Z4T4N06-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-COL-Z4T4N06-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-COL-Z4T4N06-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-COL-Z4T4N06-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-COL-Z4T4N06-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-COL-Z4T4N06-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-COL-Z4T4N06-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-COL-Z4T4N06-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-COL-Z4T4N06-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-COL-Z4T4N06-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393216 kB
MemFree: 9672468 kB
After kill :
MemTotal: 16393216 kB
MemFree: 16118972 kB
BK_TIME_CONFINEMENT_REACHED
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/unfCTLFireability/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/unfCTLFireability/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/unfCTLFireability/CTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:98
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: LAUNCH INITIAL
lola: LAUNCH task # 32 (type CNST) for 31 UtilityControlRoom-COL-Z4T4N06-CTLFireability-09
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 32 (type CNST) for UtilityControlRoom-COL-Z4T4N06-CTLFireability-09
lola: result : true
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 20 (type EXCL) for 19 UtilityControlRoom-COL-Z4T4N06-CTLFireability-05
lola: time limit : 199 sec
lola: memory limit: 32 pages
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: FINISHED task # 20 (type EXCL) for UtilityControlRoom-COL-Z4T4N06-CTLFireability-05
lola: result : true
lola: markings : 18
lola: fired transitions : 18
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 23 (type EXCL) for 22 UtilityControlRoom-COL-Z4T4N06-CTLFireability-06
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: FINISHED task # 23 (type EXCL) for UtilityControlRoom-COL-Z4T4N06-CTLFireability-06
lola: result : false
lola: markings : 49
lola: fired transitions : 56
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:738
lola: rewrite Frontend/Parser/formula_rewrite.k:694
lola: Created skeleton in 0.000000 secs.
lola: LAUNCH task # 5 (type EXCL) for 0 UtilityControlRoom-COL-Z4T4N06-CTLFireability-00
lola: time limit : 256 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: FINISHED task # 5 (type EXCL) for UtilityControlRoom-COL-Z4T4N06-CTLFireability-00
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 41 (type EXCL) for 40 UtilityControlRoom-COL-Z4T4N06-CTLFireability-12
lola: time limit : 276 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 5/276 5/32 UtilityControlRoom-COL-Z4T4N06-CTLFireability-12 983065 m, 196613 m/sec, 2914214 t fired, .
Time elapsed: 11 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 10/276 10/32 UtilityControlRoom-COL-Z4T4N06-CTLFireability-12 2003543 m, 204095 m/sec, 5939768 t fired, .
Time elapsed: 16 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 15/276 15/32 UtilityControlRoom-COL-Z4T4N06-CTLFireability-12 3010637 m, 201418 m/sec, 9101653 t fired, .
Time elapsed: 21 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 20/276 20/32 UtilityControlRoom-COL-Z4T4N06-CTLFireability-12 3926195 m, 183111 m/sec, 12184265 t fired, .
Time elapsed: 26 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 25/276 24/32 UtilityControlRoom-COL-Z4T4N06-CTLFireability-12 4787974 m, 172355 m/sec, 15250604 t fired, .
Time elapsed: 31 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
41 CTL EXCL 30/276 29/32 UtilityControlRoom-COL-Z4T4N06-CTLFireability-12 5862764 m, 214958 m/sec, 18433011 t fired, .
Time elapsed: 36 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 41 (type EXCL) for UtilityControlRoom-COL-Z4T4N06-CTLFireability-12 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 41 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 47 (type EXCL) for 46 UtilityControlRoom-COL-Z4T4N06-CTLFireability-14
lola: time limit : 296 sec
lola: memory limit: 32 pages
lola: FINISHED task # 47 (type EXCL) for UtilityControlRoom-COL-Z4T4N06-CTLFireability-14
lola: result : false
lola: markings : 83150
lola: fired transitions : 237625
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 44 (type EXCL) for 43 UtilityControlRoom-COL-Z4T4N06-CTLFireability-13
lola: time limit : 323 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 5/323 8/32 UtilityControlRoom-COL-Z4T4N06-CTLFireability-13 1459661 m, 291932 m/sec, 1799887 t fired, .
Time elapsed: 46 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 10/323 16/32 UtilityControlRoom-COL-Z4T4N06-CTLFireability-13 3012610 m, 310589 m/sec, 3792522 t fired, .
Time elapsed: 51 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 15/323 24/32 UtilityControlRoom-COL-Z4T4N06-CTLFireability-13 4534987 m, 304475 m/sec, 5790239 t fired, .
Time elapsed: 56 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 20/323 32/32 UtilityControlRoom-COL-Z4T4N06-CTLFireability-13 6146278 m, 322258 m/sec, 7895646 t fired, .
Time elapsed: 61 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 44 (type EXCL) for UtilityControlRoom-COL-Z4T4N06-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 66 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 29 (type EXCL) for 28 UtilityControlRoom-COL-Z4T4N06-CTLFireability-08
lola: time limit : 353 sec
lola: memory limit: 32 pages
lola: FINISHED task # 29 (type EXCL) for UtilityControlRoom-COL-Z4T4N06-CTLFireability-08
lola: result : false
lola: markings : 2057
lola: fired transitions : 2154
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 26 (type EXCL) for 25 UtilityControlRoom-COL-Z4T4N06-CTLFireability-07
lola: time limit : 392 sec
lola: memory limit: 32 pages
lola: FINISHED task # 26 (type EXCL) for UtilityControlRoom-COL-Z4T4N06-CTLFireability-07
lola: result : true
lola: markings : 49
lola: fired transitions : 55
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 17 (type EXCL) for 16 UtilityControlRoom-COL-Z4T4N06-CTLFireability-04
lola: time limit : 441 sec
lola: memory limit: 32 pages
lola: FINISHED task # 17 (type EXCL) for UtilityControlRoom-COL-Z4T4N06-CTLFireability-04
lola: result : true
lola: markings : 31
lola: fired transitions : 67
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 14 (type EXCL) for 13 UtilityControlRoom-COL-Z4T4N06-CTLFireability-03
lola: time limit : 504 sec
lola: memory limit: 32 pages
lola: FINISHED task # 14 (type EXCL) for UtilityControlRoom-COL-Z4T4N06-CTLFireability-03
lola: result : true
lola: markings : 2
lola: fired transitions : 5
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 11 (type EXCL) for 10 UtilityControlRoom-COL-Z4T4N06-CTLFireability-02
lola: time limit : 589 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 5/589 6/32 UtilityControlRoom-COL-Z4T4N06-CTLFireability-02 1054453 m, 210890 m/sec, 1486548 t fired, .
Time elapsed: 71 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 10/589 11/32 UtilityControlRoom-COL-Z4T4N06-CTLFireability-02 1970452 m, 183199 m/sec, 2874924 t fired, .
Time elapsed: 76 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 15/589 16/32 UtilityControlRoom-COL-Z4T4N06-CTLFireability-02 2826217 m, 171153 m/sec, 4216049 t fired, .
Time elapsed: 81 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 20/589 20/32 UtilityControlRoom-COL-Z4T4N06-CTLFireability-02 3638317 m, 162420 m/sec, 5521806 t fired, .
Time elapsed: 86 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 25/589 24/32 UtilityControlRoom-COL-Z4T4N06-CTLFireability-02 4418905 m, 156117 m/sec, 6800617 t fired, .
Time elapsed: 91 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 30/589 28/32 UtilityControlRoom-COL-Z4T4N06-CTLFireability-02 5162211 m, 148661 m/sec, 8053248 t fired, .
Time elapsed: 96 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 35/589 32/32 UtilityControlRoom-COL-Z4T4N06-CTLFireability-02 5893793 m, 146316 m/sec, 9296106 t fired, .
Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 11 (type EXCL) for UtilityControlRoom-COL-Z4T4N06-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 106 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 8 (type EXCL) for 7 UtilityControlRoom-COL-Z4T4N06-CTLFireability-01
lola: time limit : 698 sec
lola: memory limit: 32 pages
lola: FINISHED task # 8 (type EXCL) for UtilityControlRoom-COL-Z4T4N06-CTLFireability-01
lola: result : true
lola: markings : 242
lola: fired transitions : 247
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 3 (type EXCL) for 0 UtilityControlRoom-COL-Z4T4N06-CTLFireability-00
lola: time limit : 873 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 1 0 3 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
3 EG EXCL 5/873 3/32 UtilityControlRoom-COL-Z4T4N06-CTLFireability-00 739464 m, 147892 m/sec, 2602469 t fired, .
Time elapsed: 111 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 1 0 3 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
3 EG EXCL 10/873 6/32 UtilityControlRoom-COL-Z4T4N06-CTLFireability-00 1457726 m, 143652 m/sec, 5134971 t fired, .
Time elapsed: 116 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 1 0 3 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
3 EG EXCL 15/873 8/32 UtilityControlRoom-COL-Z4T4N06-CTLFireability-00 2161702 m, 140795 m/sec, 7616427 t fired, .
Time elapsed: 121 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 1 0 3 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
3 EG EXCL 20/873 11/32 UtilityControlRoom-COL-Z4T4N06-CTLFireability-00 2858688 m, 139397 m/sec, 10070763 t fired, .
Time elapsed: 126 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 1 0 3 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
3 EG EXCL 25/873 13/32 UtilityControlRoom-COL-Z4T4N06-CTLFireability-00 3546377 m, 137537 m/sec, 12496954 t fired, .
Time elapsed: 131 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 1 0 3 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
3 EG EXCL 30/873 16/32 UtilityControlRoom-COL-Z4T4N06-CTLFireability-00 4234148 m, 137554 m/sec, 14924206 t fired, .
Time elapsed: 136 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 1 0 3 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
3 EG EXCL 35/873 18/32 UtilityControlRoom-COL-Z4T4N06-CTLFireability-00 4907101 m, 134590 m/sec, 17292717 t fired, .
Time elapsed: 141 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 1 0 3 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
3 EG EXCL 40/873 20/32 UtilityControlRoom-COL-Z4T4N06-CTLFireability-00 5576821 m, 133944 m/sec, 19651593 t fired, .
Time elapsed: 146 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 1 0 3 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
3 EG EXCL 45/873 23/32 UtilityControlRoom-COL-Z4T4N06-CTLFireability-00 6236269 m, 131889 m/sec, 21978448 t fired, .
Time elapsed: 151 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 1 0 3 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
3 EG EXCL 50/873 25/32 UtilityControlRoom-COL-Z4T4N06-CTLFireability-00 6900635 m, 132873 m/sec, 24321134 t fired, .
Time elapsed: 156 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 1 0 3 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
3 EG EXCL 55/873 27/32 UtilityControlRoom-COL-Z4T4N06-CTLFireability-00 7572580 m, 134389 m/sec, 26684386 t fired, .
Time elapsed: 161 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 1 0 3 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
3 EG EXCL 60/873 30/32 UtilityControlRoom-COL-Z4T4N06-CTLFireability-00 8234409 m, 132365 m/sec, 29011246 t fired, .
Time elapsed: 166 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 1 0 3 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
3 EG EXCL 65/873 32/32 UtilityControlRoom-COL-Z4T4N06-CTLFireability-00 8888360 m, 130790 m/sec, 31310469 t fired, .
Time elapsed: 171 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 3 (type EXCL) for UtilityControlRoom-COL-Z4T4N06-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 176 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 50 (type EXCL) for 49 UtilityControlRoom-COL-Z4T4N06-CTLFireability-15
lola: time limit : 1141 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 AGEF EXCL 5/1141 6/32 UtilityControlRoom-COL-Z4T4N06-CTLFireability-15 938775 m, 187755 m/sec, 1146537 t fired, .
Time elapsed: 181 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 AGEF EXCL 10/1141 10/32 UtilityControlRoom-COL-Z4T4N06-CTLFireability-15 1829304 m, 178105 m/sec, 2258446 t fired, .
Time elapsed: 186 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 AGEF EXCL 15/1141 15/32 UtilityControlRoom-COL-Z4T4N06-CTLFireability-15 2669490 m, 168037 m/sec, 3315707 t fired, .
Time elapsed: 191 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 AGEF EXCL 20/1141 19/32 UtilityControlRoom-COL-Z4T4N06-CTLFireability-15 3446009 m, 155303 m/sec, 4300875 t fired, .
Time elapsed: 196 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 AGEF EXCL 25/1141 22/32 UtilityControlRoom-COL-Z4T4N06-CTLFireability-15 4210572 m, 152912 m/sec, 5284255 t fired, .
Time elapsed: 201 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 AGEF EXCL 30/1141 26/32 UtilityControlRoom-COL-Z4T4N06-CTLFireability-15 4985226 m, 154930 m/sec, 6284791 t fired, .
Time elapsed: 206 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
50 AGEF EXCL 35/1141 30/32 UtilityControlRoom-COL-Z4T4N06-CTLFireability-15 5747812 m, 152517 m/sec, 7277523 t fired, .
Time elapsed: 211 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 50 (type EXCL) for UtilityControlRoom-COL-Z4T4N06-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 216 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 38 (type EXCL) for 37 UtilityControlRoom-COL-Z4T4N06-CTLFireability-11
lola: time limit : 1692 sec
lola: memory limit: 32 pages
lola: FINISHED task # 38 (type EXCL) for UtilityControlRoom-COL-Z4T4N06-CTLFireability-11
lola: result : true
lola: markings : 48
lola: fired transitions : 104
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 35 (type EXCL) for 34 UtilityControlRoom-COL-Z4T4N06-CTLFireability-10
lola: time limit : 3384 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 5/3384 9/32 UtilityControlRoom-COL-Z4T4N06-CTLFireability-10 1692439 m, 338487 m/sec, 2094524 t fired, .
Time elapsed: 221 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 10/3384 18/32 UtilityControlRoom-COL-Z4T4N06-CTLFireability-10 3365983 m, 334708 m/sec, 4247072 t fired, .
Time elapsed: 226 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 15/3384 26/32 UtilityControlRoom-COL-Z4T4N06-CTLFireability-10 4949185 m, 316640 m/sec, 6352612 t fired, .
Time elapsed: 231 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 35 (type EXCL) for UtilityControlRoom-COL-Z4T4N06-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 236 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 241 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 246 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 251 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 256 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 261 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 266 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 271 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 276 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 281 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 286 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 291 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 296 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 301 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 306 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 311 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 316 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 321 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 326 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 331 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 336 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 341 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 346 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 351 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 356 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 361 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 366 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 371 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 376 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 381 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 386 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 391 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 396 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 401 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 406 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 411 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 416 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 421 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 426 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 431 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 436 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 441 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 446 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 451 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 456 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 461 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 466 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 471 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 476 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 481 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 486 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 491 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 496 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 501 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 506 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 511 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 516 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 521 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 526 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 531 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 536 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 541 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 546 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 551 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 556 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 561 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 566 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 571 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 576 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 581 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 586 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 591 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 596 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 601 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 606 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 611 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 616 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 621 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 626 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 631 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 636 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 641 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 646 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 651 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 656 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 661 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 666 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 671 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 676 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 681 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 686 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 691 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 696 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 701 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 706 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 711 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 716 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 721 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 726 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 731 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 736 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 741 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 746 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 751 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 756 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 761 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 766 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 771 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 776 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 781 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 786 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 791 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 796 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 801 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 806 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 811 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 816 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 821 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 826 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 831 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 836 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 841 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 846 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 851 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 856 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 861 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 866 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 871 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 876 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 881 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 886 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 891 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 896 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 901 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 906 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 911 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 916 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 921 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 926 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 931 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 936 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 941 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 946 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 951 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 956 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 961 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 966 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 971 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 976 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 981 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 986 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 991 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 996 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1001 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1006 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1011 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1016 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1021 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1026 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1031 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1036 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1041 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1046 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1051 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1056 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1061 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1066 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1071 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1076 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1081 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1086 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1091 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1096 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1101 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1106 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1111 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1116 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1121 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1126 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1131 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1136 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1141 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1146 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1151 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1156 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1161 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1166 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1171 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1176 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1181 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1186 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1191 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1196 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1201 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1206 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1211 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1216 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1221 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1226 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1231 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1236 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1241 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1246 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1251 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1256 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1261 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1266 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1271 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1276 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1281 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1286 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1291 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1296 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1301 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1306 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1311 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1316 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1321 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1326 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1331 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1336 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1341 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1346 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1351 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1356 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1361 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1366 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1371 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1376 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1381 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1386 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1391 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1396 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1401 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1406 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1411 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1416 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1421 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1426 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1431 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1436 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1441 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1446 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1451 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1456 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1461 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1466 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1471 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1476 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1481 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1486 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1491 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1496 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1501 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1506 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1511 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1516 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1521 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1526 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1531 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1536 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1541 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1546 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1551 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1556 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1561 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1566 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1571 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1576 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1581 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1586 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1591 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1596 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1601 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1606 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1611 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1616 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1621 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1626 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1631 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1636 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1641 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1646 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1651 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1656 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1661 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1666 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1671 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1676 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1681 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1686 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1691 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1696 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1701 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1706 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1711 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1716 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1721 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1726 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1731 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1736 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1741 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1746 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1751 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1756 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1761 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1766 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1771 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1776 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1781 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1786 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1791 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1796 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1801 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1806 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1811 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1816 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1821 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1826 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1831 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1836 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1841 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1846 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1851 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1856 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1861 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1866 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1871 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1876 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1881 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1886 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1891 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1896 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1901 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1906 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1911 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1916 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1921 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1926 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1931 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1936 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1941 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1946 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1951 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1956 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1961 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1966 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1971 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1976 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1981 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1986 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1991 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1996 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2001 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2006 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2011 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2016 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2021 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2026 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2031 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2036 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2041 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2046 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2051 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2056 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2061 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2066 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2071 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2076 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2081 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2086 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2091 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2096 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2101 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2106 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2111 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2116 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2121 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2126 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2131 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2136 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2141 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2146 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2151 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2156 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2161 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2166 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2171 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2177 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2182 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2187 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2192 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2197 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2202 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2207 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2212 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2217 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2222 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2227 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2232 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2237 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2242 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2247 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2252 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2257 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2262 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2267 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2272 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2277 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2282 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2287 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2292 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2297 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2302 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2307 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2312 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2317 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2322 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2327 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2332 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2337 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2342 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2347 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2352 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2357 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2362 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2367 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2372 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2377 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2382 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2387 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2392 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2397 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2402 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2407 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2412 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2417 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2422 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2427 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2432 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2437 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2442 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2447 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2452 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2457 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2462 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2467 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2472 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2477 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2482 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2487 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2492 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2497 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2502 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2507 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2512 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2517 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2522 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2527 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2532 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2537 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2542 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2547 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2552 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2557 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2562 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2567 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2572 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2577 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2582 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2587 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2592 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2597 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2602 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2607 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2612 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2617 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2622 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2627 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2632 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2637 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2642 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2647 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2652 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2657 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2662 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2667 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2672 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2677 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2682 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2687 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2692 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2697 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2702 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2707 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2712 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2717 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2722 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2727 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2732 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2737 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2742 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2747 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2752 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2757 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2762 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2767 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2772 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2777 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-09: INITIAL true preprocessing
UtilityControlRoom-COL-Z4T4N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N06-CTLFireability-00: DISJ 0 0 0 0 3 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-12: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N06-CTLFireability-15: AGEF 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 2782 secs. Pages in use: 32
# running tasks: 0 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N06-CTLFireability-01: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-05: EG true state space / EG
UtilityControlRoom-COL-Z4T4N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N06-CTLFireability-07: CTL true CTL model checker
========== file over 1MB has been truncated ======
retrieve it from the run archives if needed
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="UtilityControlRoom-COL-Z4T4N06"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is UtilityControlRoom-COL-Z4T4N06, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r486-tall-167912702101066"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/UtilityControlRoom-COL-Z4T4N06.tgz
mv UtilityControlRoom-COL-Z4T4N06 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;