About the Execution of LoLA for UtilityControlRoom-COL-Z4T4N04
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 2539.128 | 209830.00 | 208046.00 | 806.30 | TT?TTFFFFTT?TFTF | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r486-tall-167912702101058.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is UtilityControlRoom-COL-Z4T4N04, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r486-tall-167912702101058
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 408K
-rw-r--r-- 1 mcc users 6.8K Feb 26 14:33 CTLCardinality.txt
-rw-r--r-- 1 mcc users 59K Feb 26 14:33 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.5K Feb 26 14:31 CTLFireability.txt
-rw-r--r-- 1 mcc users 39K Feb 26 14:31 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.5K Feb 25 17:25 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 17:25 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.9K Feb 25 17:25 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 17:25 LTLFireability.xml
-rw-r--r-- 1 mcc users 7.8K Feb 26 14:37 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 61K Feb 26 14:37 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 13K Feb 26 14:36 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 91K Feb 26 14:36 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Feb 25 17:25 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K Feb 25 17:25 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_pt
-rw-r--r-- 1 mcc users 8 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 29K Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME UtilityControlRoom-COL-Z4T4N04-CTLFireability-00
FORMULA_NAME UtilityControlRoom-COL-Z4T4N04-CTLFireability-01
FORMULA_NAME UtilityControlRoom-COL-Z4T4N04-CTLFireability-02
FORMULA_NAME UtilityControlRoom-COL-Z4T4N04-CTLFireability-03
FORMULA_NAME UtilityControlRoom-COL-Z4T4N04-CTLFireability-04
FORMULA_NAME UtilityControlRoom-COL-Z4T4N04-CTLFireability-05
FORMULA_NAME UtilityControlRoom-COL-Z4T4N04-CTLFireability-06
FORMULA_NAME UtilityControlRoom-COL-Z4T4N04-CTLFireability-07
FORMULA_NAME UtilityControlRoom-COL-Z4T4N04-CTLFireability-08
FORMULA_NAME UtilityControlRoom-COL-Z4T4N04-CTLFireability-09
FORMULA_NAME UtilityControlRoom-COL-Z4T4N04-CTLFireability-10
FORMULA_NAME UtilityControlRoom-COL-Z4T4N04-CTLFireability-11
FORMULA_NAME UtilityControlRoom-COL-Z4T4N04-CTLFireability-12
FORMULA_NAME UtilityControlRoom-COL-Z4T4N04-CTLFireability-13
FORMULA_NAME UtilityControlRoom-COL-Z4T4N04-CTLFireability-14
FORMULA_NAME UtilityControlRoom-COL-Z4T4N04-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1679272233831
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=UtilityControlRoom-COL-Z4T4N04
Not applying reductions.
Model is COL
CTLFireability PT
[2023-03-20 00:30:35] [INFO ] Running its-tools with arguments : [-pnfolder, ., -examination, CTLFireability, --reduce-single, STATESPACE]
[2023-03-20 00:30:35] [INFO ] Parsing pnml file : /home/mcc/execution/./model.pnml
[2023-03-20 00:30:35] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2023-03-20 00:30:35] [WARNING] Using fallBack plugin, rng conformance not checked
[2023-03-20 00:30:35] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 417 ms
[2023-03-20 00:30:35] [INFO ] Imported 13 HL places and 12 HL transitions for a total of 154 PT places and 300.0 transition bindings in 12 ms.
Parsed 16 properties from file ./CTLFireability.xml in 10 ms.
[2023-03-20 00:30:35] [INFO ] Unfolded HLPN to a Petri net with 154 places and 300 transitions 964 arcs in 18 ms.
[2023-03-20 00:30:35] [INFO ] Unfolded 16 HLPN properties in 1 ms.
[2023-03-20 00:30:35] [INFO ] Reduced 12 identical enabling conditions.
[2023-03-20 00:30:35] [INFO ] Reduced 12 identical enabling conditions.
[2023-03-20 00:30:35] [INFO ] Reduced 12 identical enabling conditions.
[2023-03-20 00:30:35] [INFO ] Reduced 12 identical enabling conditions.
[2023-03-20 00:30:35] [INFO ] Reduced 12 identical enabling conditions.
Ensure Unique test removed 64 transitions
Reduce isomorphic transitions removed 64 transitions.
Drop transitions removed 16 transitions
Redundant transition composition rules discarded 16 transitions
[2023-03-20 00:30:35] [INFO ] Export to MCC of 16 properties in file ./CTLFireability.STATESPACE.xml took 21 ms.
[2023-03-20 00:30:35] [INFO ] Export to PNML in file ./model.STATESPACE.pnml of net with 154 places, 220 transitions and 644 arcs took 9 ms.
Total runtime 603 ms.
starting LoLA
BK_INPUT UtilityControlRoom-COL-Z4T4N04
BK_EXAMINATION: CTLCardinality
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution/unfCTLFireability
FORMULA UtilityControlRoom-COL-Z4T4N04-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-COL-Z4T4N04-CTLFireability-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-COL-Z4T4N04-CTLFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-COL-Z4T4N04-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-COL-Z4T4N04-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-COL-Z4T4N04-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-COL-Z4T4N04-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-COL-Z4T4N04-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-COL-Z4T4N04-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-COL-Z4T4N04-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-COL-Z4T4N04-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-COL-Z4T4N04-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-COL-Z4T4N04-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-COL-Z4T4N04-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1679272443661
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/unfCTLFireability/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/unfCTLFireability/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/unfCTLFireability/CTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:400
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:454
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: LAUNCH task # 1 (type EXCL) for 0 UtilityControlRoom-COL-Z4T4N04-CTLFireability-00
lola: time limit : 99 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: Created skeleton in 0.000000 secs.
lola: RELEASE
lola: NOTDEADLOCKFREE
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: Created skeleton in 0.000000 secs.
lola: NOTDEADLOCKFREE
lola: LAUNCH task # 74 (type SKEL/SRCH) for 15 UtilityControlRoom-COL-Z4T4N04-CTLFireability-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: FINISHED task # 74 (type SKEL/SRCH) for UtilityControlRoom-COL-Z4T4N04-CTLFireability-05
lola: result : false
lola: markings : 17
lola: fired transitions : 17
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 75 (type SKEL/SRCH) for 44 UtilityControlRoom-COL-Z4T4N04-CTLFireability-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 75 (type SKEL/SRCH) for UtilityControlRoom-COL-Z4T4N04-CTLFireability-12
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 77 (type SKEL/FNDP) for 35 UtilityControlRoom-COL-Z4T4N04-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 78 (type SKEL/EQUN) for 35 UtilityControlRoom-COL-Z4T4N04-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 79 (type SKEL/SRCH) for 35 UtilityControlRoom-COL-Z4T4N04-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 79 (type SKEL/SRCH) for UtilityControlRoom-COL-Z4T4N04-CTLFireability-09
lola: result : true
lola: markings : 15
lola: fired transitions : 14
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 77 (type SKEL/FNDP) for UtilityControlRoom-COL-Z4T4N04-CTLFireability-09
lola: result : true
lola: fired transitions : 13
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: CANCELED task # 78 (type EQUN) for UtilityControlRoom-COL-Z4T4N04-CTLFireability-09 (obsolete)
lola: LAUNCH task # 81 (type FNDP) for 35 UtilityControlRoom-COL-Z4T4N04-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 82 (type EQUN) for 35 UtilityControlRoom-COL-Z4T4N04-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 84 (type SRCH) for 35 UtilityControlRoom-COL-Z4T4N04-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 78 (type SKEL/EQUN) for UtilityControlRoom-COL-Z4T4N04-CTLFireability-09
lola: result : unknown
lola: FINISHED task # 81 (type FNDP) for UtilityControlRoom-COL-Z4T4N04-CTLFireability-09
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 82 (type EQUN) for UtilityControlRoom-COL-Z4T4N04-CTLFireability-09 (obsolete)
lola: CANCELED task # 84 (type SRCH) for UtilityControlRoom-COL-Z4T4N04-CTLFireability-09 (obsolete)
sara: try reading problem file /home/mcc/execution/unfCTLFireability/CTLCardinality-82.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 82 (type EQUN) for UtilityControlRoom-COL-Z4T4N04-CTLFireability-09
lola: result : true
lola: FINISHED task # 1 (type EXCL) for UtilityControlRoom-COL-Z4T4N04-CTLFireability-00
lola: result : true
lola: markings : 138000
lola: fired transitions : 518000
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 70 (type EXCL) for 69 UtilityControlRoom-COL-Z4T4N04-CTLFireability-15
lola: time limit : 189 sec
lola: memory limit: 32 pages
lola: FINISHED task # 70 (type EXCL) for UtilityControlRoom-COL-Z4T4N04-CTLFireability-15
lola: result : false
lola: markings : 37
lola: fired transitions : 52
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 67 (type EXCL) for 66 UtilityControlRoom-COL-Z4T4N04-CTLFireability-14
lola: time limit : 199 sec
lola: memory limit: 32 pages
lola: FINISHED task # 67 (type EXCL) for UtilityControlRoom-COL-Z4T4N04-CTLFireability-14
lola: result : true
lola: markings : 440
lola: fired transitions : 681
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 61 (type EXCL) for 44 UtilityControlRoom-COL-Z4T4N04-CTLFireability-12
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: FINISHED task # 61 (type EXCL) for UtilityControlRoom-COL-Z4T4N04-CTLFireability-12
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 59 (type EXCL) for 44 UtilityControlRoom-COL-Z4T4N04-CTLFireability-12
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: FINISHED task # 59 (type EXCL) for UtilityControlRoom-COL-Z4T4N04-CTLFireability-12
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 55 (type EXCL) for 44 UtilityControlRoom-COL-Z4T4N04-CTLFireability-12
lola: time limit : 239 sec
lola: memory limit: 32 pages
lola: FINISHED task # 55 (type EXCL) for UtilityControlRoom-COL-Z4T4N04-CTLFireability-12
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 47 (type EXCL) for 44 UtilityControlRoom-COL-Z4T4N04-CTLFireability-12
lola: time limit : 256 sec
lola: memory limit: 32 pages
lola: FINISHED task # 47 (type EXCL) for UtilityControlRoom-COL-Z4T4N04-CTLFireability-12
lola: result : true
lola: markings : 944
lola: fired transitions : 1079
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 39 (type EXCL) for 38 UtilityControlRoom-COL-Z4T4N04-CTLFireability-10
lola: time limit : 276 sec
lola: memory limit: 32 pages
lola: FINISHED task # 39 (type EXCL) for UtilityControlRoom-COL-Z4T4N04-CTLFireability-10
lola: result : true
lola: markings : 34
lola: fired transitions : 72
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 33 (type EXCL) for 32 UtilityControlRoom-COL-Z4T4N04-CTLFireability-08
lola: time limit : 299 sec
lola: memory limit: 32 pages
lola: FINISHED task # 33 (type EXCL) for UtilityControlRoom-COL-Z4T4N04-CTLFireability-08
lola: result : false
lola: markings : 96
lola: fired transitions : 214
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 30 (type EXCL) for 29 UtilityControlRoom-COL-Z4T4N04-CTLFireability-07
lola: time limit : 327 sec
lola: memory limit: 32 pages
lola: FINISHED task # 30 (type EXCL) for UtilityControlRoom-COL-Z4T4N04-CTLFireability-07
lola: result : false
lola: markings : 945
lola: fired transitions : 2894
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 UtilityControlRoom-COL-Z4T4N04-CTLFireability-04
lola: time limit : 359 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for UtilityControlRoom-COL-Z4T4N04-CTLFireability-04
lola: result : true
lola: markings : 395763
lola: fired transitions : 892475
lola: time used : 2.000000
lola: memory pages used : 2
lola: LAUNCH task # 10 (type EXCL) for 9 UtilityControlRoom-COL-Z4T4N04-CTLFireability-03
lola: time limit : 399 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for UtilityControlRoom-COL-Z4T4N04-CTLFireability-03
lola: result : true
lola: markings : 2685
lola: fired transitions : 5849
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 UtilityControlRoom-COL-Z4T4N04-CTLFireability-02
lola: time limit : 449 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N04-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-09: EF true findpath
UtilityControlRoom-COL-Z4T4N04-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-12: CONJ true CONJ
UtilityControlRoom-COL-Z4T4N04-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N04-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-05: CONJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 2/449 3/32 UtilityControlRoom-COL-Z4T4N04-CTLFireability-02 450383 m, 90076 m/sec, 762027 t fired, .
Time elapsed: 7 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N04-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-09: EF true findpath
UtilityControlRoom-COL-Z4T4N04-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-12: CONJ true CONJ
UtilityControlRoom-COL-Z4T4N04-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N04-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-05: CONJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 7/449 7/32 UtilityControlRoom-COL-Z4T4N04-CTLFireability-02 1427507 m, 195424 m/sec, 2675348 t fired, .
Time elapsed: 12 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N04-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-09: EF true findpath
UtilityControlRoom-COL-Z4T4N04-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-12: CONJ true CONJ
UtilityControlRoom-COL-Z4T4N04-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N04-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-05: CONJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 12/449 11/32 UtilityControlRoom-COL-Z4T4N04-CTLFireability-02 2230201 m, 160538 m/sec, 4416352 t fired, .
Time elapsed: 17 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N04-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-09: EF true findpath
UtilityControlRoom-COL-Z4T4N04-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-12: CONJ true CONJ
UtilityControlRoom-COL-Z4T4N04-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N04-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-05: CONJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 17/449 14/32 UtilityControlRoom-COL-Z4T4N04-CTLFireability-02 2944564 m, 142872 m/sec, 6088205 t fired, .
Time elapsed: 22 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N04-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-09: EF true findpath
UtilityControlRoom-COL-Z4T4N04-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-12: CONJ true CONJ
UtilityControlRoom-COL-Z4T4N04-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N04-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-05: CONJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 22/449 17/32 UtilityControlRoom-COL-Z4T4N04-CTLFireability-02 3609421 m, 132971 m/sec, 7746644 t fired, .
Time elapsed: 27 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N04-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-09: EF true findpath
UtilityControlRoom-COL-Z4T4N04-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-12: CONJ true CONJ
UtilityControlRoom-COL-Z4T4N04-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N04-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-05: CONJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 27/449 20/32 UtilityControlRoom-COL-Z4T4N04-CTLFireability-02 4280924 m, 134300 m/sec, 9517470 t fired, .
Time elapsed: 32 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N04-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-09: EF true findpath
UtilityControlRoom-COL-Z4T4N04-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-12: CONJ true CONJ
UtilityControlRoom-COL-Z4T4N04-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N04-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-05: CONJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 32/449 23/32 UtilityControlRoom-COL-Z4T4N04-CTLFireability-02 4919922 m, 127799 m/sec, 11284670 t fired, .
Time elapsed: 37 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N04-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-09: EF true findpath
UtilityControlRoom-COL-Z4T4N04-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-12: CONJ true CONJ
UtilityControlRoom-COL-Z4T4N04-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N04-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-05: CONJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 37/449 26/32 UtilityControlRoom-COL-Z4T4N04-CTLFireability-02 5531867 m, 122389 m/sec, 13034297 t fired, .
Time elapsed: 42 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N04-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-09: EF true findpath
UtilityControlRoom-COL-Z4T4N04-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-12: CONJ true CONJ
UtilityControlRoom-COL-Z4T4N04-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N04-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-05: CONJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 42/449 29/32 UtilityControlRoom-COL-Z4T4N04-CTLFireability-02 6102571 m, 114140 m/sec, 14713937 t fired, .
Time elapsed: 47 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N04-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-09: EF true findpath
UtilityControlRoom-COL-Z4T4N04-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-12: CONJ true CONJ
UtilityControlRoom-COL-Z4T4N04-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N04-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-05: CONJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 47/449 31/32 UtilityControlRoom-COL-Z4T4N04-CTLFireability-02 6657939 m, 111073 m/sec, 16371688 t fired, .
Time elapsed: 52 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 7 (type EXCL) for UtilityControlRoom-COL-Z4T4N04-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N04-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-09: EF true findpath
UtilityControlRoom-COL-Z4T4N04-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-12: CONJ true CONJ
UtilityControlRoom-COL-Z4T4N04-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N04-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-05: CONJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-11: AGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 57 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 42 (type EXCL) for 41 UtilityControlRoom-COL-Z4T4N04-CTLFireability-11
lola: time limit : 506 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N04-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-09: EF true findpath
UtilityControlRoom-COL-Z4T4N04-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-12: CONJ true CONJ
UtilityControlRoom-COL-Z4T4N04-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N04-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-05: CONJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-11: AGEF 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 AGEF EXCL 5/506 6/32 UtilityControlRoom-COL-Z4T4N04-CTLFireability-11 1359057 m, 271811 m/sec, 3097672 t fired, .
Time elapsed: 62 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N04-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-09: EF true findpath
UtilityControlRoom-COL-Z4T4N04-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-12: CONJ true CONJ
UtilityControlRoom-COL-Z4T4N04-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N04-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-05: CONJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-11: AGEF 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 AGEF EXCL 10/506 11/32 UtilityControlRoom-COL-Z4T4N04-CTLFireability-11 2375042 m, 203197 m/sec, 5725492 t fired, .
Time elapsed: 67 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N04-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-09: EF true findpath
UtilityControlRoom-COL-Z4T4N04-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-12: CONJ true CONJ
UtilityControlRoom-COL-Z4T4N04-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N04-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-05: CONJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-11: AGEF 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 AGEF EXCL 15/506 14/32 UtilityControlRoom-COL-Z4T4N04-CTLFireability-11 3267111 m, 178413 m/sec, 8152876 t fired, .
Time elapsed: 72 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N04-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-09: EF true findpath
UtilityControlRoom-COL-Z4T4N04-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-12: CONJ true CONJ
UtilityControlRoom-COL-Z4T4N04-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N04-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-05: CONJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-11: AGEF 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 AGEF EXCL 20/506 18/32 UtilityControlRoom-COL-Z4T4N04-CTLFireability-11 4015268 m, 149631 m/sec, 10249671 t fired, .
Time elapsed: 77 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N04-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-09: EF true findpath
UtilityControlRoom-COL-Z4T4N04-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-12: CONJ true CONJ
UtilityControlRoom-COL-Z4T4N04-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N04-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-05: CONJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-11: AGEF 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 AGEF EXCL 25/506 20/32 UtilityControlRoom-COL-Z4T4N04-CTLFireability-11 4687428 m, 134432 m/sec, 12185095 t fired, .
Time elapsed: 82 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N04-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-09: EF true findpath
UtilityControlRoom-COL-Z4T4N04-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-12: CONJ true CONJ
UtilityControlRoom-COL-Z4T4N04-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N04-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-05: CONJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-11: AGEF 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 AGEF EXCL 30/506 23/32 UtilityControlRoom-COL-Z4T4N04-CTLFireability-11 5328435 m, 128201 m/sec, 14071900 t fired, .
Time elapsed: 87 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N04-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-09: EF true findpath
UtilityControlRoom-COL-Z4T4N04-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-12: CONJ true CONJ
UtilityControlRoom-COL-Z4T4N04-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N04-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-05: CONJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-11: AGEF 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 AGEF EXCL 35/506 26/32 UtilityControlRoom-COL-Z4T4N04-CTLFireability-11 5960570 m, 126427 m/sec, 15963784 t fired, .
Time elapsed: 92 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N04-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-09: EF true findpath
UtilityControlRoom-COL-Z4T4N04-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-12: CONJ true CONJ
UtilityControlRoom-COL-Z4T4N04-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N04-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-05: CONJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-11: AGEF 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 AGEF EXCL 40/506 29/32 UtilityControlRoom-COL-Z4T4N04-CTLFireability-11 6631266 m, 134139 m/sec, 17997458 t fired, .
Time elapsed: 97 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N04-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-09: EF true findpath
UtilityControlRoom-COL-Z4T4N04-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-12: CONJ true CONJ
UtilityControlRoom-COL-Z4T4N04-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N04-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-05: CONJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-11: AGEF 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
42 AGEF EXCL 45/506 31/32 UtilityControlRoom-COL-Z4T4N04-CTLFireability-11 7284300 m, 130606 m/sec, 20014471 t fired, .
Time elapsed: 102 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 42 (type EXCL) for UtilityControlRoom-COL-Z4T4N04-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N04-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-09: EF true findpath
UtilityControlRoom-COL-Z4T4N04-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-12: CONJ true CONJ
UtilityControlRoom-COL-Z4T4N04-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N04-CTLFireability-01: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-05: CONJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-11: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 107 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 4 (type EXCL) for 3 UtilityControlRoom-COL-Z4T4N04-CTLFireability-01
lola: time limit : 582 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for UtilityControlRoom-COL-Z4T4N04-CTLFireability-01
lola: result : true
lola: markings : 19
lola: fired transitions : 19
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 72 (type EXCL) for 15 UtilityControlRoom-COL-Z4T4N04-CTLFireability-05
lola: time limit : 698 sec
lola: memory limit: 32 pages
lola: FINISHED task # 72 (type EXCL) for UtilityControlRoom-COL-Z4T4N04-CTLFireability-05
lola: result : false
lola: markings : 23
lola: fired transitions : 23
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 18 (type EXCL) for 15 UtilityControlRoom-COL-Z4T4N04-CTLFireability-05
lola: time limit : 873 sec
lola: memory limit: 32 pages
lola: FINISHED task # 18 (type EXCL) for UtilityControlRoom-COL-Z4T4N04-CTLFireability-05
lola: result : false
lola: markings : 32
lola: fired transitions : 33
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 27 (type EXCL) for 26 UtilityControlRoom-COL-Z4T4N04-CTLFireability-06
lola: time limit : 1746 sec
lola: memory limit: 32 pages
lola: FINISHED task # 27 (type EXCL) for UtilityControlRoom-COL-Z4T4N04-CTLFireability-06
lola: result : false
lola: markings : 23
lola: fired transitions : 46
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 64 (type EXCL) for 63 UtilityControlRoom-COL-Z4T4N04-CTLFireability-13
lola: time limit : 3493 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N04-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-01: EG true state space / EG
UtilityControlRoom-COL-Z4T4N04-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-05: CONJ false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-09: EF true findpath
UtilityControlRoom-COL-Z4T4N04-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-12: CONJ true CONJ
UtilityControlRoom-COL-Z4T4N04-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N04-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-11: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 CTL EXCL 5/3493 4/32 UtilityControlRoom-COL-Z4T4N04-CTLFireability-13 785492 m, 157098 m/sec, 4083973 t fired, .
Time elapsed: 112 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N04-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-01: EG true state space / EG
UtilityControlRoom-COL-Z4T4N04-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-05: CONJ false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-09: EF true findpath
UtilityControlRoom-COL-Z4T4N04-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-12: CONJ true CONJ
UtilityControlRoom-COL-Z4T4N04-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N04-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-11: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 CTL EXCL 10/3493 7/32 UtilityControlRoom-COL-Z4T4N04-CTLFireability-13 1453573 m, 133616 m/sec, 8638373 t fired, .
Time elapsed: 117 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N04-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-01: EG true state space / EG
UtilityControlRoom-COL-Z4T4N04-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-05: CONJ false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-09: EF true findpath
UtilityControlRoom-COL-Z4T4N04-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-12: CONJ true CONJ
UtilityControlRoom-COL-Z4T4N04-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N04-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-11: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 CTL EXCL 15/3493 9/32 UtilityControlRoom-COL-Z4T4N04-CTLFireability-13 2079798 m, 125245 m/sec, 12841582 t fired, .
Time elapsed: 122 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N04-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-01: EG true state space / EG
UtilityControlRoom-COL-Z4T4N04-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-05: CONJ false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-09: EF true findpath
UtilityControlRoom-COL-Z4T4N04-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-12: CONJ true CONJ
UtilityControlRoom-COL-Z4T4N04-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N04-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-11: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 CTL EXCL 20/3493 12/32 UtilityControlRoom-COL-Z4T4N04-CTLFireability-13 2622987 m, 108637 m/sec, 16882959 t fired, .
Time elapsed: 127 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N04-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-01: EG true state space / EG
UtilityControlRoom-COL-Z4T4N04-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-05: CONJ false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-09: EF true findpath
UtilityControlRoom-COL-Z4T4N04-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-12: CONJ true CONJ
UtilityControlRoom-COL-Z4T4N04-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N04-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-11: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 CTL EXCL 25/3493 14/32 UtilityControlRoom-COL-Z4T4N04-CTLFireability-13 3076663 m, 90735 m/sec, 20744520 t fired, .
Time elapsed: 132 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N04-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-01: EG true state space / EG
UtilityControlRoom-COL-Z4T4N04-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-05: CONJ false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-09: EF true findpath
UtilityControlRoom-COL-Z4T4N04-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-12: CONJ true CONJ
UtilityControlRoom-COL-Z4T4N04-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N04-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-11: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 CTL EXCL 30/3493 15/32 UtilityControlRoom-COL-Z4T4N04-CTLFireability-13 3490670 m, 82801 m/sec, 25164156 t fired, .
Time elapsed: 137 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N04-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-01: EG true state space / EG
UtilityControlRoom-COL-Z4T4N04-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-05: CONJ false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-09: EF true findpath
UtilityControlRoom-COL-Z4T4N04-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-12: CONJ true CONJ
UtilityControlRoom-COL-Z4T4N04-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N04-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-11: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 CTL EXCL 35/3493 16/32 UtilityControlRoom-COL-Z4T4N04-CTLFireability-13 3703184 m, 42502 m/sec, 29408017 t fired, .
Time elapsed: 142 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N04-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-01: EG true state space / EG
UtilityControlRoom-COL-Z4T4N04-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-05: CONJ false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-09: EF true findpath
UtilityControlRoom-COL-Z4T4N04-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-12: CONJ true CONJ
UtilityControlRoom-COL-Z4T4N04-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N04-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-11: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 CTL EXCL 40/3493 17/32 UtilityControlRoom-COL-Z4T4N04-CTLFireability-13 3818721 m, 23107 m/sec, 32700462 t fired, .
Time elapsed: 147 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N04-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-01: EG true state space / EG
UtilityControlRoom-COL-Z4T4N04-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-05: CONJ false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-09: EF true findpath
UtilityControlRoom-COL-Z4T4N04-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-12: CONJ true CONJ
UtilityControlRoom-COL-Z4T4N04-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N04-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-11: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 CTL EXCL 45/3493 17/32 UtilityControlRoom-COL-Z4T4N04-CTLFireability-13 3950169 m, 26289 m/sec, 35954044 t fired, .
Time elapsed: 152 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N04-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-01: EG true state space / EG
UtilityControlRoom-COL-Z4T4N04-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-05: CONJ false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-09: EF true findpath
UtilityControlRoom-COL-Z4T4N04-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-12: CONJ true CONJ
UtilityControlRoom-COL-Z4T4N04-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N04-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-11: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 CTL EXCL 50/3493 17/32 UtilityControlRoom-COL-Z4T4N04-CTLFireability-13 3970930 m, 4152 m/sec, 40006545 t fired, .
Time elapsed: 157 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N04-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-01: EG true state space / EG
UtilityControlRoom-COL-Z4T4N04-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-05: CONJ false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-09: EF true findpath
UtilityControlRoom-COL-Z4T4N04-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-12: CONJ true CONJ
UtilityControlRoom-COL-Z4T4N04-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N04-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-11: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 CTL EXCL 55/3493 17/32 UtilityControlRoom-COL-Z4T4N04-CTLFireability-13 3975329 m, 879 m/sec, 43840449 t fired, .
Time elapsed: 162 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N04-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-01: EG true state space / EG
UtilityControlRoom-COL-Z4T4N04-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-05: CONJ false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-09: EF true findpath
UtilityControlRoom-COL-Z4T4N04-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-12: CONJ true CONJ
UtilityControlRoom-COL-Z4T4N04-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N04-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-11: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 CTL EXCL 60/3493 17/32 UtilityControlRoom-COL-Z4T4N04-CTLFireability-13 3977254 m, 385 m/sec, 47648723 t fired, .
Time elapsed: 167 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N04-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-01: EG true state space / EG
UtilityControlRoom-COL-Z4T4N04-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-05: CONJ false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-09: EF true findpath
UtilityControlRoom-COL-Z4T4N04-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-12: CONJ true CONJ
UtilityControlRoom-COL-Z4T4N04-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N04-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-11: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 CTL EXCL 65/3493 17/32 UtilityControlRoom-COL-Z4T4N04-CTLFireability-13 3978606 m, 270 m/sec, 51595141 t fired, .
Time elapsed: 172 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N04-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-01: EG true state space / EG
UtilityControlRoom-COL-Z4T4N04-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-05: CONJ false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-09: EF true findpath
UtilityControlRoom-COL-Z4T4N04-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-12: CONJ true CONJ
UtilityControlRoom-COL-Z4T4N04-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N04-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-11: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 CTL EXCL 70/3493 17/32 UtilityControlRoom-COL-Z4T4N04-CTLFireability-13 3980005 m, 279 m/sec, 55803144 t fired, .
Time elapsed: 177 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N04-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-01: EG true state space / EG
UtilityControlRoom-COL-Z4T4N04-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-05: CONJ false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-09: EF true findpath
UtilityControlRoom-COL-Z4T4N04-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-12: CONJ true CONJ
UtilityControlRoom-COL-Z4T4N04-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N04-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-11: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 CTL EXCL 75/3493 17/32 UtilityControlRoom-COL-Z4T4N04-CTLFireability-13 3980872 m, 173 m/sec, 60110075 t fired, .
Time elapsed: 182 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N04-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-01: EG true state space / EG
UtilityControlRoom-COL-Z4T4N04-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-05: CONJ false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-09: EF true findpath
UtilityControlRoom-COL-Z4T4N04-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-12: CONJ true CONJ
UtilityControlRoom-COL-Z4T4N04-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N04-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-11: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 CTL EXCL 80/3493 17/32 UtilityControlRoom-COL-Z4T4N04-CTLFireability-13 3981197 m, 65 m/sec, 64571333 t fired, .
Time elapsed: 187 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N04-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-01: EG true state space / EG
UtilityControlRoom-COL-Z4T4N04-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-05: CONJ false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-09: EF true findpath
UtilityControlRoom-COL-Z4T4N04-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-12: CONJ true CONJ
UtilityControlRoom-COL-Z4T4N04-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N04-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-11: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 CTL EXCL 85/3493 17/32 UtilityControlRoom-COL-Z4T4N04-CTLFireability-13 3981312 m, 23 m/sec, 69455298 t fired, .
Time elapsed: 192 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N04-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-01: EG true state space / EG
UtilityControlRoom-COL-Z4T4N04-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-05: CONJ false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-09: EF true findpath
UtilityControlRoom-COL-Z4T4N04-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-12: CONJ true CONJ
UtilityControlRoom-COL-Z4T4N04-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N04-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-11: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 CTL EXCL 90/3493 17/32 UtilityControlRoom-COL-Z4T4N04-CTLFireability-13 3981312 m, 0 m/sec, 73606485 t fired, .
Time elapsed: 197 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N04-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-01: EG true state space / EG
UtilityControlRoom-COL-Z4T4N04-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-05: CONJ false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-09: EF true findpath
UtilityControlRoom-COL-Z4T4N04-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-12: CONJ true CONJ
UtilityControlRoom-COL-Z4T4N04-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N04-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-11: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 CTL EXCL 95/3493 17/32 UtilityControlRoom-COL-Z4T4N04-CTLFireability-13 3981312 m, 0 m/sec, 77059313 t fired, .
Time elapsed: 202 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N04-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-01: EG true state space / EG
UtilityControlRoom-COL-Z4T4N04-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-05: CONJ false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-09: EF true findpath
UtilityControlRoom-COL-Z4T4N04-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-12: CONJ true CONJ
UtilityControlRoom-COL-Z4T4N04-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-15: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z4T4N04-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-11: AGEF 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z4T4N04-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
64 CTL EXCL 100/3493 17/32 UtilityControlRoom-COL-Z4T4N04-CTLFireability-13 3981312 m, 0 m/sec, 80621837 t fired, .
Time elapsed: 207 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 64 (type EXCL) for UtilityControlRoom-COL-Z4T4N04-CTLFireability-13
lola: result : false
lola: markings : 3981312
lola: fired transitions : 80726432
lola: time used : 100.000000
lola: memory pages used : 17
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z4T4N04-CTLFireability-00: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-01: EG true state space / EG
UtilityControlRoom-COL-Z4T4N04-CTLFireability-02: CTL unknown AGGR
UtilityControlRoom-COL-Z4T4N04-CTLFireability-03: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-05: CONJ false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-09: EF true findpath
UtilityControlRoom-COL-Z4T4N04-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-11: AGEF unknown AGGR
UtilityControlRoom-COL-Z4T4N04-CTLFireability-12: CONJ true CONJ
UtilityControlRoom-COL-Z4T4N04-CTLFireability-13: CTL false CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-14: CTL true CTL model checker
UtilityControlRoom-COL-Z4T4N04-CTLFireability-15: CTL false CTL model checker
Time elapsed: 207 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="UtilityControlRoom-COL-Z4T4N04"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is UtilityControlRoom-COL-Z4T4N04, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r486-tall-167912702101058"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/UtilityControlRoom-COL-Z4T4N04.tgz
mv UtilityControlRoom-COL-Z4T4N04 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;