fond

jQuery Multi Level CSS Menu Css3Menu.com

Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r486-tall-167912702001002
Last Updated
May 14, 2023

About the Execution of LoLA for UtilityControlRoom-COL-Z2T4N06

Execution Summary
Max Memory
Used (MB)		 Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
2641.607 274619.00 267804.00 587.10 F?TFTT?FTF?FTTT? normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r486-tall-167912702001002.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
........................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is UtilityControlRoom-COL-Z2T4N06, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r486-tall-167912702001002
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 476K
-rw-r--r-- 1 mcc users 8.1K Feb 26 14:44 CTLCardinality.txt
-rw-r--r-- 1 mcc users 77K Feb 26 14:44 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.6K Feb 26 14:43 CTLFireability.txt
-rw-r--r-- 1 mcc users 64K Feb 26 14:43 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.6K Feb 25 17:25 LTLCardinality.txt
-rw-r--r-- 1 mcc users 28K Feb 25 17:25 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.8K Feb 25 17:25 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 17:25 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Feb 26 14:48 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 114K Feb 26 14:48 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.4K Feb 26 14:47 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 56K Feb 26 14:47 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Feb 25 17:25 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K Feb 25 17:25 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_pt
-rw-r--r-- 1 mcc users 8 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 29K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME UtilityControlRoom-COL-Z2T4N06-CTLFireability-00
FORMULA_NAME UtilityControlRoom-COL-Z2T4N06-CTLFireability-01
FORMULA_NAME UtilityControlRoom-COL-Z2T4N06-CTLFireability-02
FORMULA_NAME UtilityControlRoom-COL-Z2T4N06-CTLFireability-03
FORMULA_NAME UtilityControlRoom-COL-Z2T4N06-CTLFireability-04
FORMULA_NAME UtilityControlRoom-COL-Z2T4N06-CTLFireability-05
FORMULA_NAME UtilityControlRoom-COL-Z2T4N06-CTLFireability-06
FORMULA_NAME UtilityControlRoom-COL-Z2T4N06-CTLFireability-07
FORMULA_NAME UtilityControlRoom-COL-Z2T4N06-CTLFireability-08
FORMULA_NAME UtilityControlRoom-COL-Z2T4N06-CTLFireability-09
FORMULA_NAME UtilityControlRoom-COL-Z2T4N06-CTLFireability-10
FORMULA_NAME UtilityControlRoom-COL-Z2T4N06-CTLFireability-11
FORMULA_NAME UtilityControlRoom-COL-Z2T4N06-CTLFireability-12
FORMULA_NAME UtilityControlRoom-COL-Z2T4N06-CTLFireability-13
FORMULA_NAME UtilityControlRoom-COL-Z2T4N06-CTLFireability-14
FORMULA_NAME UtilityControlRoom-COL-Z2T4N06-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679264720806

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=UtilityControlRoom-COL-Z2T4N06
Not applying reductions.
Model is COL
CTLFireability PT
[2023-03-19 22:25:22] [INFO ] Running its-tools with arguments : [-pnfolder, ., -examination, CTLFireability, --reduce-single, STATESPACE]
[2023-03-19 22:25:22] [INFO ] Parsing pnml file : /home/mcc/execution/./model.pnml
[2023-03-19 22:25:22] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2023-03-19 22:25:22] [WARNING] Using fallBack plugin, rng conformance not checked
[2023-03-19 22:25:22] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 414 ms
[2023-03-19 22:25:22] [INFO ] Imported 13 HL places and 12 HL transitions for a total of 106 PT places and 162.0 transition bindings in 13 ms.
Parsed 16 properties from file ./CTLFireability.xml in 15 ms.
[2023-03-19 22:25:22] [INFO ] Unfolded HLPN to a Petri net with 106 places and 162 transitions 510 arcs in 14 ms.
[2023-03-19 22:25:22] [INFO ] Unfolded 16 HLPN properties in 2 ms.
[2023-03-19 22:25:22] [INFO ] Reduced 6 identical enabling conditions.
[2023-03-19 22:25:22] [INFO ] Reduced 6 identical enabling conditions.
[2023-03-19 22:25:22] [INFO ] Reduced 6 identical enabling conditions.
[2023-03-19 22:25:22] [INFO ] Reduced 6 identical enabling conditions.
[2023-03-19 22:25:22] [INFO ] Reduced 6 identical enabling conditions.
[2023-03-19 22:25:22] [INFO ] Reduced 6 identical enabling conditions.
[2023-03-19 22:25:22] [INFO ] Reduced 6 identical enabling conditions.
[2023-03-19 22:25:22] [INFO ] Reduced 6 identical enabling conditions.
[2023-03-19 22:25:22] [INFO ] Reduced 6 identical enabling conditions.
[2023-03-19 22:25:22] [INFO ] Reduced 6 identical enabling conditions.
[2023-03-19 22:25:22] [INFO ] Reduced 6 identical enabling conditions.
[2023-03-19 22:25:22] [INFO ] Reduced 6 identical enabling conditions.
[2023-03-19 22:25:22] [INFO ] Reduced 6 identical enabling conditions.
Ensure Unique test removed 24 transitions
Reduce isomorphic transitions removed 24 transitions.
Drop transitions removed 12 transitions
Redundant transition composition rules discarded 12 transitions
[2023-03-19 22:25:22] [INFO ] Export to MCC of 16 properties in file ./CTLFireability.STATESPACE.xml took 31 ms.
[2023-03-19 22:25:22] [INFO ] Export to PNML in file ./model.STATESPACE.pnml of net with 106 places, 126 transitions and 366 arcs took 1 ms.
Total runtime 609 ms.
starting LoLA
BK_INPUT UtilityControlRoom-COL-Z2T4N06
BK_EXAMINATION: CTLCardinality
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution/unfCTLFireability

FORMULA UtilityControlRoom-COL-Z2T4N06-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z2T4N06-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z2T4N06-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z2T4N06-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z2T4N06-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z2T4N06-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z2T4N06-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z2T4N06-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z2T4N06-CTLFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z2T4N06-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z2T4N06-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA UtilityControlRoom-COL-Z2T4N06-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679264995425

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/unfCTLFireability/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/unfCTLFireability/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/unfCTLFireability/CTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: LAUNCH task # 29 (type EXCL) for 28 UtilityControlRoom-COL-Z2T4N06-CTLFireability-04
lola: time limit : 149 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: FINISHED task # 29 (type EXCL) for UtilityControlRoom-COL-Z2T4N06-CTLFireability-04
lola: result : true
lola: markings : 4870
lola: fired transitions : 10299
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 51 (type EXCL) for 50 UtilityControlRoom-COL-Z2T4N06-CTLFireability-10
lola: time limit : 156 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:659
lola: rewrite Frontend/Parser/formula_rewrite.k:661
lola: rewrite Frontend/Parser/formula_rewrite.k:659
lola: rewrite Frontend/Parser/formula_rewrite.k:664
lola: rewrite Frontend/Parser/formula_rewrite.k:659
lola: rewrite Frontend/Parser/formula_rewrite.k:662
lola: rewrite Frontend/Parser/formula_rewrite.k:674
lola: rewrite Frontend/Parser/formula_rewrite.k:674
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N06-CTLFireability-04: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-01: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-09: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-12: SP ECTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-13: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 5/156 5/32 UtilityControlRoom-COL-Z2T4N06-CTLFireability-10 1025636 m, 205127 m/sec, 3327440 t fired, .

Time elapsed: 7 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N06-CTLFireability-04: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-01: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-09: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-12: SP ECTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-13: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 10/156 8/32 UtilityControlRoom-COL-Z2T4N06-CTLFireability-10 1843447 m, 163562 m/sec, 6670777 t fired, .

Time elapsed: 12 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N06-CTLFireability-04: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-01: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-09: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-12: SP ECTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-13: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 15/156 11/32 UtilityControlRoom-COL-Z2T4N06-CTLFireability-10 2573160 m, 145942 m/sec, 9952408 t fired, .

Time elapsed: 17 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N06-CTLFireability-04: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-01: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-09: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-12: SP ECTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-13: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 20/156 14/32 UtilityControlRoom-COL-Z2T4N06-CTLFireability-10 3251417 m, 135651 m/sec, 13183125 t fired, .

Time elapsed: 22 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N06-CTLFireability-04: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-01: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-09: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-12: SP ECTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-13: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 25/156 17/32 UtilityControlRoom-COL-Z2T4N06-CTLFireability-10 3887446 m, 127205 m/sec, 16356922 t fired, .

Time elapsed: 27 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N06-CTLFireability-04: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-01: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-09: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-12: SP ECTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-13: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 30/156 19/32 UtilityControlRoom-COL-Z2T4N06-CTLFireability-10 4503002 m, 123111 m/sec, 19523934 t fired, .

Time elapsed: 32 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N06-CTLFireability-04: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-01: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-09: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-12: SP ECTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-13: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 35/156 21/32 UtilityControlRoom-COL-Z2T4N06-CTLFireability-10 5096998 m, 118799 m/sec, 22658280 t fired, .

Time elapsed: 37 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N06-CTLFireability-04: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-01: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-09: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-12: SP ECTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-13: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 40/156 24/32 UtilityControlRoom-COL-Z2T4N06-CTLFireability-10 5677014 m, 116003 m/sec, 25769406 t fired, .

Time elapsed: 42 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N06-CTLFireability-04: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-01: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-09: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-12: SP ECTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-13: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 45/156 26/32 UtilityControlRoom-COL-Z2T4N06-CTLFireability-10 6240257 m, 112648 m/sec, 28868178 t fired, .

Time elapsed: 47 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N06-CTLFireability-04: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-01: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-09: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-12: SP ECTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-13: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 50/156 28/32 UtilityControlRoom-COL-Z2T4N06-CTLFireability-10 6792371 m, 110422 m/sec, 31947426 t fired, .

Time elapsed: 52 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N06-CTLFireability-04: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-01: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-09: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-12: SP ECTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-13: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
51 CTL EXCL 55/156 31/32 UtilityControlRoom-COL-Z2T4N06-CTLFireability-10 7336756 m, 108877 m/sec, 35002992 t fired, .

Time elapsed: 57 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 51 (type EXCL) for UtilityControlRoom-COL-Z2T4N06-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N06-CTLFireability-04: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-01: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-09: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-11: CONJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-12: SP ECTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-13: DISJ 0 3 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 62 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 72 (type EXCL) for 63 UtilityControlRoom-COL-Z2T4N06-CTLFireability-13
lola: time limit : 160 sec
lola: memory limit: 32 pages
lola: FINISHED task # 72 (type EXCL) for UtilityControlRoom-COL-Z2T4N06-CTLFireability-13
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 58 (type EXCL) for 53 UtilityControlRoom-COL-Z2T4N06-CTLFireability-11
lola: time limit : 176 sec
lola: memory limit: 32 pages
lola: FINISHED task # 58 (type EXCL) for UtilityControlRoom-COL-Z2T4N06-CTLFireability-11
lola: result : false
lola: markings : 22148
lola: fired transitions : 42696
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 45 (type EXCL) for 44 UtilityControlRoom-COL-Z2T4N06-CTLFireability-08
lola: time limit : 196 sec
lola: memory limit: 32 pages
lola: FINISHED task # 45 (type EXCL) for UtilityControlRoom-COL-Z2T4N06-CTLFireability-08
lola: result : true
lola: markings : 517
lola: fired transitions : 716
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 42 (type EXCL) for 41 UtilityControlRoom-COL-Z2T4N06-CTLFireability-07
lola: time limit : 208 sec
lola: memory limit: 32 pages
lola: FINISHED task # 42 (type EXCL) for UtilityControlRoom-COL-Z2T4N06-CTLFireability-07
lola: result : false
lola: markings : 102
lola: fired transitions : 204
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 39 (type EXCL) for 38 UtilityControlRoom-COL-Z2T4N06-CTLFireability-06
lola: time limit : 221 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-11: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-01: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-09: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-12: SP ECTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-13: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-COL-Z2T4N06-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 5/221 4/32 UtilityControlRoom-COL-Z2T4N06-CTLFireability-06 880621 m, 176124 m/sec, 3658549 t fired, .

Time elapsed: 67 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-11: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-01: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-09: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-12: SP ECTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-13: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-COL-Z2T4N06-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 10/221 7/32 UtilityControlRoom-COL-Z2T4N06-CTLFireability-06 1662426 m, 156361 m/sec, 7166725 t fired, .

Time elapsed: 72 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-11: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-01: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-09: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-12: SP ECTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-13: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-COL-Z2T4N06-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 15/221 10/32 UtilityControlRoom-COL-Z2T4N06-CTLFireability-06 2397498 m, 147014 m/sec, 10596850 t fired, .

Time elapsed: 77 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-11: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-01: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-09: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-12: SP ECTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-13: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-COL-Z2T4N06-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 20/221 13/32 UtilityControlRoom-COL-Z2T4N06-CTLFireability-06 3099221 m, 140344 m/sec, 13957175 t fired, .

Time elapsed: 82 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-11: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-01: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-09: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-12: SP ECTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-13: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-COL-Z2T4N06-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 25/221 16/32 UtilityControlRoom-COL-Z2T4N06-CTLFireability-06 3779353 m, 136026 m/sec, 17284206 t fired, .

Time elapsed: 87 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-11: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-01: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-09: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-12: SP ECTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-13: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-COL-Z2T4N06-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 30/221 19/32 UtilityControlRoom-COL-Z2T4N06-CTLFireability-06 4445416 m, 133212 m/sec, 20602803 t fired, .

Time elapsed: 92 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-11: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-01: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-09: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-12: SP ECTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-13: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-COL-Z2T4N06-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 35/221 21/32 UtilityControlRoom-COL-Z2T4N06-CTLFireability-06 5099069 m, 130730 m/sec, 23899091 t fired, .

Time elapsed: 97 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-11: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-01: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-09: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-12: SP ECTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-13: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-COL-Z2T4N06-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 40/221 24/32 UtilityControlRoom-COL-Z2T4N06-CTLFireability-06 5740730 m, 128332 m/sec, 27172125 t fired, .

Time elapsed: 102 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-11: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-01: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-09: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-12: SP ECTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-13: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-COL-Z2T4N06-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 45/221 27/32 UtilityControlRoom-COL-Z2T4N06-CTLFireability-06 6375955 m, 127045 m/sec, 30441938 t fired, .

Time elapsed: 107 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-11: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-01: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-09: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-12: SP ECTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-13: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-COL-Z2T4N06-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 50/221 29/32 UtilityControlRoom-COL-Z2T4N06-CTLFireability-06 7008882 m, 126585 m/sec, 33710774 t fired, .

Time elapsed: 112 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-11: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-01: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-06: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-09: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-12: SP ECTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-13: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-COL-Z2T4N06-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
39 CTL EXCL 55/221 32/32 UtilityControlRoom-COL-Z2T4N06-CTLFireability-06 7632979 m, 124819 m/sec, 36966461 t fired, .

Time elapsed: 117 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 39 (type EXCL) for UtilityControlRoom-COL-Z2T4N06-CTLFireability-06 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-11: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-01: DISJ 0 4 0 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-03: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-05: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-09: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-12: SP ECTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-13: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-COL-Z2T4N06-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 122 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 36 (type EXCL) for 31 UtilityControlRoom-COL-Z2T4N06-CTLFireability-05
lola: time limit : 231 sec
lola: memory limit: 32 pages
lola: FINISHED task # 36 (type EXCL) for UtilityControlRoom-COL-Z2T4N06-CTLFireability-05
lola: result : true
lola: markings : 38
lola: fired transitions : 40
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 24 (type EXCL) for 21 UtilityControlRoom-COL-Z2T4N06-CTLFireability-03
lola: time limit : 267 sec
lola: memory limit: 32 pages
lola: FINISHED task # 24 (type EXCL) for UtilityControlRoom-COL-Z2T4N06-CTLFireability-03
lola: result : false
lola: markings : 83
lola: fired transitions : 84
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 UtilityControlRoom-COL-Z2T4N06-CTLFireability-02
lola: time limit : 289 sec
lola: memory limit: 32 pages
lola: FINISHED task # 19 (type EXCL) for UtilityControlRoom-COL-Z2T4N06-CTLFireability-02
lola: result : true
lola: markings : 79733
lola: fired transitions : 236709
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 3 UtilityControlRoom-COL-Z2T4N06-CTLFireability-01
lola: time limit : 316 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N06-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-05: DISJ true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-11: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-01: DISJ 0 3 1 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-03: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-09: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-12: SP ECTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-13: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-COL-Z2T4N06-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 5/316 4/32 UtilityControlRoom-COL-Z2T4N06-CTLFireability-01 930998 m, 186199 m/sec, 4725169 t fired, .

Time elapsed: 127 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N06-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-05: DISJ true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-11: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-01: DISJ 0 3 1 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-03: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-09: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-12: SP ECTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-13: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-COL-Z2T4N06-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 10/316 8/32 UtilityControlRoom-COL-Z2T4N06-CTLFireability-01 1741640 m, 162128 m/sec, 9653390 t fired, .

Time elapsed: 132 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N06-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-05: DISJ true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-11: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-01: DISJ 0 3 1 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-03: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-09: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-12: SP ECTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-13: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-COL-Z2T4N06-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 15/316 10/32 UtilityControlRoom-COL-Z2T4N06-CTLFireability-01 2454069 m, 142485 m/sec, 14471068 t fired, .

Time elapsed: 137 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N06-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-05: DISJ true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-11: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-01: DISJ 0 3 1 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-03: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-09: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-12: SP ECTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-13: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-COL-Z2T4N06-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 20/316 14/32 UtilityControlRoom-COL-Z2T4N06-CTLFireability-01 3217934 m, 152773 m/sec, 19269571 t fired, .

Time elapsed: 142 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N06-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-05: DISJ true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-11: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-01: DISJ 0 3 1 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-03: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-09: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-12: SP ECTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-13: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-COL-Z2T4N06-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 25/316 16/32 UtilityControlRoom-COL-Z2T4N06-CTLFireability-01 3903631 m, 137139 m/sec, 24056046 t fired, .

Time elapsed: 147 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N06-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-05: DISJ true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-11: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-01: DISJ 0 3 1 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-03: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-09: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-12: SP ECTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-13: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-COL-Z2T4N06-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 30/316 19/32 UtilityControlRoom-COL-Z2T4N06-CTLFireability-01 4516655 m, 122604 m/sec, 28727748 t fired, .

Time elapsed: 152 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N06-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-05: DISJ true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-11: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-01: DISJ 0 3 1 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-03: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-09: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-12: SP ECTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-13: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-COL-Z2T4N06-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 35/316 22/32 UtilityControlRoom-COL-Z2T4N06-CTLFireability-01 5276548 m, 151978 m/sec, 33503357 t fired, .

Time elapsed: 157 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N06-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-05: DISJ true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-11: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-01: DISJ 0 3 1 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-03: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-09: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-12: SP ECTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-13: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-COL-Z2T4N06-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 40/316 25/32 UtilityControlRoom-COL-Z2T4N06-CTLFireability-01 5956519 m, 135994 m/sec, 38252167 t fired, .

Time elapsed: 162 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N06-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-05: DISJ true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-11: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-01: DISJ 0 3 1 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-03: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-09: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-12: SP ECTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-13: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-COL-Z2T4N06-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 45/316 27/32 UtilityControlRoom-COL-Z2T4N06-CTLFireability-01 6546587 m, 118013 m/sec, 42860954 t fired, .

Time elapsed: 167 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N06-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-05: DISJ true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-11: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-01: DISJ 0 3 1 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-03: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-09: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-12: SP ECTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-13: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-COL-Z2T4N06-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 50/316 30/32 UtilityControlRoom-COL-Z2T4N06-CTLFireability-01 7200092 m, 130701 m/sec, 47501510 t fired, .

Time elapsed: 172 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N06-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-05: DISJ true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-11: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-01: DISJ 0 3 1 0 4 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-03: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-09: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-12: SP ECTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-13: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-COL-Z2T4N06-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 55/316 32/32 UtilityControlRoom-COL-Z2T4N06-CTLFireability-01 7782469 m, 116475 m/sec, 52140222 t fired, .

Time elapsed: 177 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 16 (type EXCL) for UtilityControlRoom-COL-Z2T4N06-CTLFireability-01 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N06-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-05: DISJ true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-11: CONJ false CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N06-CTLFireability-00: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-01: DISJ 0 3 0 0 4 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-03: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-09: EG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-12: SP ECTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-13: DISJ 0 1 0 0 4 0 0 1
UtilityControlRoom-COL-Z2T4N06-CTLFireability-14: EGEF 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 182 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 14 (type EXCL) for 3 UtilityControlRoom-COL-Z2T4N06-CTLFireability-01
lola: time limit : 341 sec
lola: memory limit: 32 pages
lola: FINISHED task # 14 (type EXCL) for UtilityControlRoom-COL-Z2T4N06-CTLFireability-01
lola: result : false
lola: markings : 6
lola: fired transitions : 5
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 3 UtilityControlRoom-COL-Z2T4N06-CTLFireability-01
lola: time limit : 379 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for UtilityControlRoom-COL-Z2T4N06-CTLFireability-01
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 6 (type EXCL) for 3 UtilityControlRoom-COL-Z2T4N06-CTLFireability-01
lola: time limit : 427 sec
lola: memory limit: 32 pages
lola: FINISHED task # 6 (type EXCL) for UtilityControlRoom-COL-Z2T4N06-CTLFireability-01
lola: result : false
lola: markings : 99
lola: fired transitions : 181
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 UtilityControlRoom-COL-Z2T4N06-CTLFireability-00
lola: time limit : 488 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for UtilityControlRoom-COL-Z2T4N06-CTLFireability-00
lola: result : false
lola: markings : 176
lola: fired transitions : 249
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 82 (type EXCL) for 60 UtilityControlRoom-COL-Z2T4N06-CTLFireability-12
lola: time limit : 569 sec
lola: memory limit: 32 pages
lola: FINISHED task # 82 (type EXCL) for UtilityControlRoom-COL-Z2T4N06-CTLFireability-12
lola: result : false
lola: markings : 22862
lola: fired transitions : 37773
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 75 (type EXCL) for 74 UtilityControlRoom-COL-Z2T4N06-CTLFireability-14
lola: time limit : 683 sec
lola: memory limit: 32 pages
lola: FINISHED task # 75 (type EXCL) for UtilityControlRoom-COL-Z2T4N06-CTLFireability-14
lola: result : true
lola: markings : 455
lola: fired transitions : 594
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 66 (type EXCL) for 63 UtilityControlRoom-COL-Z2T4N06-CTLFireability-13
lola: time limit : 854 sec
lola: memory limit: 32 pages
lola: FINISHED task # 66 (type EXCL) for UtilityControlRoom-COL-Z2T4N06-CTLFireability-13
lola: result : true
lola: markings : 32
lola: fired transitions : 38
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 48 (type EXCL) for 47 UtilityControlRoom-COL-Z2T4N06-CTLFireability-09
lola: time limit : 1139 sec
lola: memory limit: 32 pages
lola: FINISHED task # 48 (type EXCL) for UtilityControlRoom-COL-Z2T4N06-CTLFireability-09
lola: result : false
lola: markings : 4159
lola: fired transitions : 12414
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 26 (type EXCL) for 21 UtilityControlRoom-COL-Z2T4N06-CTLFireability-03
lola: time limit : 1709 sec
lola: memory limit: 32 pages
lola: FINISHED task # 26 (type EXCL) for UtilityControlRoom-COL-Z2T4N06-CTLFireability-03
lola: result : false
lola: markings : 1166
lola: fired transitions : 1395
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 78 (type EXCL) for 77 UtilityControlRoom-COL-Z2T4N06-CTLFireability-15
lola: time limit : 3418 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N06-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-03: DISJ false DISJ
UtilityControlRoom-COL-Z2T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-05: DISJ true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-09: EG false state space / EG
UtilityControlRoom-COL-Z2T4N06-CTLFireability-11: CONJ false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-12: SP ECTL true LTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-13: DISJ true state space / EG
UtilityControlRoom-COL-Z2T4N06-CTLFireability-14: EGEF true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N06-CTLFireability-01: DISJ 0 0 0 0 7 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 CTL EXCL 5/3418 3/32 UtilityControlRoom-COL-Z2T4N06-CTLFireability-15 613225 m, 122645 m/sec, 5759255 t fired, .

Time elapsed: 187 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N06-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-03: DISJ false DISJ
UtilityControlRoom-COL-Z2T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-05: DISJ true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-09: EG false state space / EG
UtilityControlRoom-COL-Z2T4N06-CTLFireability-11: CONJ false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-12: SP ECTL true LTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-13: DISJ true state space / EG
UtilityControlRoom-COL-Z2T4N06-CTLFireability-14: EGEF true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N06-CTLFireability-01: DISJ 0 0 0 0 7 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 CTL EXCL 10/3418 5/32 UtilityControlRoom-COL-Z2T4N06-CTLFireability-15 1138058 m, 104966 m/sec, 11412799 t fired, .

Time elapsed: 192 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N06-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-03: DISJ false DISJ
UtilityControlRoom-COL-Z2T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-05: DISJ true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-09: EG false state space / EG
UtilityControlRoom-COL-Z2T4N06-CTLFireability-11: CONJ false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-12: SP ECTL true LTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-13: DISJ true state space / EG
UtilityControlRoom-COL-Z2T4N06-CTLFireability-14: EGEF true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N06-CTLFireability-01: DISJ 0 0 0 0 7 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 CTL EXCL 15/3418 7/32 UtilityControlRoom-COL-Z2T4N06-CTLFireability-15 1629902 m, 98368 m/sec, 16643382 t fired, .

Time elapsed: 197 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N06-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-03: DISJ false DISJ
UtilityControlRoom-COL-Z2T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-05: DISJ true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-09: EG false state space / EG
UtilityControlRoom-COL-Z2T4N06-CTLFireability-11: CONJ false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-12: SP ECTL true LTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-13: DISJ true state space / EG
UtilityControlRoom-COL-Z2T4N06-CTLFireability-14: EGEF true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N06-CTLFireability-01: DISJ 0 0 0 0 7 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 CTL EXCL 20/3418 9/32 UtilityControlRoom-COL-Z2T4N06-CTLFireability-15 2166187 m, 107257 m/sec, 22246272 t fired, .

Time elapsed: 202 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N06-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-03: DISJ false DISJ
UtilityControlRoom-COL-Z2T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-05: DISJ true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-09: EG false state space / EG
UtilityControlRoom-COL-Z2T4N06-CTLFireability-11: CONJ false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-12: SP ECTL true LTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-13: DISJ true state space / EG
UtilityControlRoom-COL-Z2T4N06-CTLFireability-14: EGEF true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N06-CTLFireability-01: DISJ 0 0 0 0 7 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 CTL EXCL 25/3418 11/32 UtilityControlRoom-COL-Z2T4N06-CTLFireability-15 2647279 m, 96218 m/sec, 27922874 t fired, .

Time elapsed: 207 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N06-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-03: DISJ false DISJ
UtilityControlRoom-COL-Z2T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-05: DISJ true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-09: EG false state space / EG
UtilityControlRoom-COL-Z2T4N06-CTLFireability-11: CONJ false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-12: SP ECTL true LTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-13: DISJ true state space / EG
UtilityControlRoom-COL-Z2T4N06-CTLFireability-14: EGEF true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N06-CTLFireability-01: DISJ 0 0 0 0 7 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 CTL EXCL 30/3418 13/32 UtilityControlRoom-COL-Z2T4N06-CTLFireability-15 3069602 m, 84464 m/sec, 33255546 t fired, .

Time elapsed: 212 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N06-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-03: DISJ false DISJ
UtilityControlRoom-COL-Z2T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-05: DISJ true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-09: EG false state space / EG
UtilityControlRoom-COL-Z2T4N06-CTLFireability-11: CONJ false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-12: SP ECTL true LTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-13: DISJ true state space / EG
UtilityControlRoom-COL-Z2T4N06-CTLFireability-14: EGEF true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N06-CTLFireability-01: DISJ 0 0 0 0 7 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 CTL EXCL 35/3418 15/32 UtilityControlRoom-COL-Z2T4N06-CTLFireability-15 3513493 m, 88778 m/sec, 38497819 t fired, .

Time elapsed: 217 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N06-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-03: DISJ false DISJ
UtilityControlRoom-COL-Z2T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-05: DISJ true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-09: EG false state space / EG
UtilityControlRoom-COL-Z2T4N06-CTLFireability-11: CONJ false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-12: SP ECTL true LTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-13: DISJ true state space / EG
UtilityControlRoom-COL-Z2T4N06-CTLFireability-14: EGEF true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N06-CTLFireability-01: DISJ 0 0 0 0 7 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 CTL EXCL 40/3418 17/32 UtilityControlRoom-COL-Z2T4N06-CTLFireability-15 4024844 m, 102270 m/sec, 44036000 t fired, .

Time elapsed: 222 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N06-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-03: DISJ false DISJ
UtilityControlRoom-COL-Z2T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-05: DISJ true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-09: EG false state space / EG
UtilityControlRoom-COL-Z2T4N06-CTLFireability-11: CONJ false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-12: SP ECTL true LTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-13: DISJ true state space / EG
UtilityControlRoom-COL-Z2T4N06-CTLFireability-14: EGEF true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N06-CTLFireability-01: DISJ 0 0 0 0 7 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 CTL EXCL 45/3418 19/32 UtilityControlRoom-COL-Z2T4N06-CTLFireability-15 4519460 m, 98923 m/sec, 49730534 t fired, .

Time elapsed: 227 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N06-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-03: DISJ false DISJ
UtilityControlRoom-COL-Z2T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-05: DISJ true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-09: EG false state space / EG
UtilityControlRoom-COL-Z2T4N06-CTLFireability-11: CONJ false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-12: SP ECTL true LTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-13: DISJ true state space / EG
UtilityControlRoom-COL-Z2T4N06-CTLFireability-14: EGEF true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N06-CTLFireability-01: DISJ 0 0 0 0 7 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 CTL EXCL 50/3418 21/32 UtilityControlRoom-COL-Z2T4N06-CTLFireability-15 4947959 m, 85699 m/sec, 55118411 t fired, .

Time elapsed: 232 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N06-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-03: DISJ false DISJ
UtilityControlRoom-COL-Z2T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-05: DISJ true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-09: EG false state space / EG
UtilityControlRoom-COL-Z2T4N06-CTLFireability-11: CONJ false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-12: SP ECTL true LTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-13: DISJ true state space / EG
UtilityControlRoom-COL-Z2T4N06-CTLFireability-14: EGEF true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N06-CTLFireability-01: DISJ 0 0 0 0 7 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 CTL EXCL 55/3418 22/32 UtilityControlRoom-COL-Z2T4N06-CTLFireability-15 5388134 m, 88035 m/sec, 60432003 t fired, .

Time elapsed: 237 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N06-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-03: DISJ false DISJ
UtilityControlRoom-COL-Z2T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-05: DISJ true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-09: EG false state space / EG
UtilityControlRoom-COL-Z2T4N06-CTLFireability-11: CONJ false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-12: SP ECTL true LTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-13: DISJ true state space / EG
UtilityControlRoom-COL-Z2T4N06-CTLFireability-14: EGEF true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N06-CTLFireability-01: DISJ 0 0 0 0 7 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 CTL EXCL 60/3418 24/32 UtilityControlRoom-COL-Z2T4N06-CTLFireability-15 5833797 m, 89132 m/sec, 65998949 t fired, .

Time elapsed: 242 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N06-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-03: DISJ false DISJ
UtilityControlRoom-COL-Z2T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-05: DISJ true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-09: EG false state space / EG
UtilityControlRoom-COL-Z2T4N06-CTLFireability-11: CONJ false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-12: SP ECTL true LTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-13: DISJ true state space / EG
UtilityControlRoom-COL-Z2T4N06-CTLFireability-14: EGEF true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N06-CTLFireability-01: DISJ 0 0 0 0 7 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 CTL EXCL 65/3418 26/32 UtilityControlRoom-COL-Z2T4N06-CTLFireability-15 6224784 m, 78197 m/sec, 71487373 t fired, .

Time elapsed: 247 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N06-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-03: DISJ false DISJ
UtilityControlRoom-COL-Z2T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-05: DISJ true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-09: EG false state space / EG
UtilityControlRoom-COL-Z2T4N06-CTLFireability-11: CONJ false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-12: SP ECTL true LTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-13: DISJ true state space / EG
UtilityControlRoom-COL-Z2T4N06-CTLFireability-14: EGEF true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N06-CTLFireability-01: DISJ 0 0 0 0 7 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 CTL EXCL 70/3418 27/32 UtilityControlRoom-COL-Z2T4N06-CTLFireability-15 6580754 m, 71194 m/sec, 76621087 t fired, .

Time elapsed: 252 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N06-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-03: DISJ false DISJ
UtilityControlRoom-COL-Z2T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-05: DISJ true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-09: EG false state space / EG
UtilityControlRoom-COL-Z2T4N06-CTLFireability-11: CONJ false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-12: SP ECTL true LTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-13: DISJ true state space / EG
UtilityControlRoom-COL-Z2T4N06-CTLFireability-14: EGEF true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N06-CTLFireability-01: DISJ 0 0 0 0 7 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 CTL EXCL 75/3418 29/32 UtilityControlRoom-COL-Z2T4N06-CTLFireability-15 6962375 m, 76324 m/sec, 81793288 t fired, .

Time elapsed: 257 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N06-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-03: DISJ false DISJ
UtilityControlRoom-COL-Z2T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-05: DISJ true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-09: EG false state space / EG
UtilityControlRoom-COL-Z2T4N06-CTLFireability-11: CONJ false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-12: SP ECTL true LTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-13: DISJ true state space / EG
UtilityControlRoom-COL-Z2T4N06-CTLFireability-14: EGEF true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N06-CTLFireability-01: DISJ 0 0 0 0 7 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 CTL EXCL 80/3418 30/32 UtilityControlRoom-COL-Z2T4N06-CTLFireability-15 7393055 m, 86136 m/sec, 87001645 t fired, .

Time elapsed: 262 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N06-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-03: DISJ false DISJ
UtilityControlRoom-COL-Z2T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-05: DISJ true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-09: EG false state space / EG
UtilityControlRoom-COL-Z2T4N06-CTLFireability-11: CONJ false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-12: SP ECTL true LTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-13: DISJ true state space / EG
UtilityControlRoom-COL-Z2T4N06-CTLFireability-14: EGEF true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N06-CTLFireability-01: DISJ 0 0 0 0 7 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-15: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
78 CTL EXCL 85/3418 32/32 UtilityControlRoom-COL-Z2T4N06-CTLFireability-15 7797570 m, 80903 m/sec, 92185926 t fired, .

Time elapsed: 267 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 78 (type EXCL) for UtilityControlRoom-COL-Z2T4N06-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N06-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-03: DISJ false DISJ
UtilityControlRoom-COL-Z2T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-05: DISJ true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-09: EG false state space / EG
UtilityControlRoom-COL-Z2T4N06-CTLFireability-11: CONJ false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-12: SP ECTL true LTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-13: DISJ true state space / EG
UtilityControlRoom-COL-Z2T4N06-CTLFireability-14: EGEF true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T4N06-CTLFireability-01: DISJ 0 0 0 0 7 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-06: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T4N06-CTLFireability-15: CTL 0 0 0 0 1 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 272 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: Portfolio finished: no open tasks 16

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T4N06-CTLFireability-00: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-01: DISJ unknown DISJ
UtilityControlRoom-COL-Z2T4N06-CTLFireability-02: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-03: DISJ false DISJ
UtilityControlRoom-COL-Z2T4N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-05: DISJ true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-06: CTL unknown AGGR
UtilityControlRoom-COL-Z2T4N06-CTLFireability-07: CTL false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-08: CTL true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-09: EG false state space / EG
UtilityControlRoom-COL-Z2T4N06-CTLFireability-10: CTL unknown AGGR
UtilityControlRoom-COL-Z2T4N06-CTLFireability-11: CONJ false CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-12: SP ECTL true LTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-13: DISJ true state space / EG
UtilityControlRoom-COL-Z2T4N06-CTLFireability-14: EGEF true CTL model checker
UtilityControlRoom-COL-Z2T4N06-CTLFireability-15: CTL unknown AGGR


Time elapsed: 272 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="UtilityControlRoom-COL-Z2T4N06"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is UtilityControlRoom-COL-Z2T4N06, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r486-tall-167912702001002"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/UtilityControlRoom-COL-Z2T4N06.tgz
mv UtilityControlRoom-COL-Z2T4N06 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;