About the Execution of LoLA for UtilityControlRoom-COL-Z2T3N06
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 3142.983 | 285067.00 | 284689.00 | 761.90 | ?F?FTTFTFTTTF?FT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r486-tall-167912701900962.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is UtilityControlRoom-COL-Z2T3N06, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r486-tall-167912701900962
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 500K
-rw-r--r-- 1 mcc users 7.3K Feb 26 14:50 CTLCardinality.txt
-rw-r--r-- 1 mcc users 64K Feb 26 14:50 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.1K Feb 26 14:48 CTLFireability.txt
-rw-r--r-- 1 mcc users 58K Feb 26 14:48 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.6K Feb 25 17:24 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Feb 25 17:24 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.7K Feb 25 17:24 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 17:24 LTLFireability.xml
-rw-r--r-- 1 mcc users 16K Feb 26 14:54 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 143K Feb 26 14:54 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 11K Feb 26 14:52 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 76K Feb 26 14:52 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.9K Feb 25 17:24 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.0K Feb 25 17:24 UpperBounds.xml
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 equiv_pt
-rw-r--r-- 1 mcc users 8 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 5 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 29K Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME UtilityControlRoom-COL-Z2T3N06-CTLFireability-00
FORMULA_NAME UtilityControlRoom-COL-Z2T3N06-CTLFireability-01
FORMULA_NAME UtilityControlRoom-COL-Z2T3N06-CTLFireability-02
FORMULA_NAME UtilityControlRoom-COL-Z2T3N06-CTLFireability-03
FORMULA_NAME UtilityControlRoom-COL-Z2T3N06-CTLFireability-04
FORMULA_NAME UtilityControlRoom-COL-Z2T3N06-CTLFireability-05
FORMULA_NAME UtilityControlRoom-COL-Z2T3N06-CTLFireability-06
FORMULA_NAME UtilityControlRoom-COL-Z2T3N06-CTLFireability-07
FORMULA_NAME UtilityControlRoom-COL-Z2T3N06-CTLFireability-08
FORMULA_NAME UtilityControlRoom-COL-Z2T3N06-CTLFireability-09
FORMULA_NAME UtilityControlRoom-COL-Z2T3N06-CTLFireability-10
FORMULA_NAME UtilityControlRoom-COL-Z2T3N06-CTLFireability-11
FORMULA_NAME UtilityControlRoom-COL-Z2T3N06-CTLFireability-12
FORMULA_NAME UtilityControlRoom-COL-Z2T3N06-CTLFireability-13
FORMULA_NAME UtilityControlRoom-COL-Z2T3N06-CTLFireability-14
FORMULA_NAME UtilityControlRoom-COL-Z2T3N06-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1679263799805
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=UtilityControlRoom-COL-Z2T3N06
Not applying reductions.
Model is COL
CTLFireability PT
[2023-03-19 22:10:01] [INFO ] Running its-tools with arguments : [-pnfolder, ., -examination, CTLFireability, --reduce-single, STATESPACE]
[2023-03-19 22:10:01] [INFO ] Parsing pnml file : /home/mcc/execution/./model.pnml
[2023-03-19 22:10:01] [INFO ] Detected file is not PT type :http://www.pnml.org/version-2009/grammar/symmetricnet
log4j:WARN No appenders could be found for logger (org.apache.axiom.locator.DefaultOMMetaFactoryLocator).
log4j:WARN Please initialize the log4j system properly.
log4j:WARN See http://logging.apache.org/log4j/1.2/faq.html#noconfig for more info.
[2023-03-19 22:10:01] [WARNING] Using fallBack plugin, rng conformance not checked
[2023-03-19 22:10:01] [INFO ] Load time of PNML (colored model parsed with PNMLFW) : 617 ms
[2023-03-19 22:10:01] [INFO ] Imported 13 HL places and 12 HL transitions for a total of 106 PT places and 162.0 transition bindings in 12 ms.
Parsed 16 properties from file ./CTLFireability.xml in 12 ms.
[2023-03-19 22:10:01] [INFO ] Unfolded HLPN to a Petri net with 106 places and 162 transitions 510 arcs in 16 ms.
[2023-03-19 22:10:01] [INFO ] Unfolded 16 HLPN properties in 1 ms.
[2023-03-19 22:10:01] [INFO ] Reduced 6 identical enabling conditions.
[2023-03-19 22:10:01] [INFO ] Reduced 6 identical enabling conditions.
[2023-03-19 22:10:01] [INFO ] Reduced 6 identical enabling conditions.
[2023-03-19 22:10:01] [INFO ] Reduced 6 identical enabling conditions.
[2023-03-19 22:10:01] [INFO ] Reduced 6 identical enabling conditions.
[2023-03-19 22:10:01] [INFO ] Reduced 6 identical enabling conditions.
[2023-03-19 22:10:01] [INFO ] Reduced 6 identical enabling conditions.
[2023-03-19 22:10:01] [INFO ] Reduced 6 identical enabling conditions.
[2023-03-19 22:10:01] [INFO ] Reduced 6 identical enabling conditions.
[2023-03-19 22:10:01] [INFO ] Reduced 6 identical enabling conditions.
[2023-03-19 22:10:01] [INFO ] Reduced 6 identical enabling conditions.
[2023-03-19 22:10:01] [INFO ] Reduced 6 identical enabling conditions.
[2023-03-19 22:10:01] [INFO ] Reduced 6 identical enabling conditions.
[2023-03-19 22:10:01] [INFO ] Reduced 6 identical enabling conditions.
[2023-03-19 22:10:01] [INFO ] Reduced 6 identical enabling conditions.
[2023-03-19 22:10:01] [INFO ] Reduced 6 identical enabling conditions.
[2023-03-19 22:10:01] [INFO ] Reduced 6 identical enabling conditions.
Ensure Unique test removed 24 transitions
Reduce isomorphic transitions removed 24 transitions.
Drop transitions removed 12 transitions
Redundant transition composition rules discarded 12 transitions
[2023-03-19 22:10:01] [INFO ] Export to MCC of 16 properties in file ./CTLFireability.STATESPACE.xml took 21 ms.
[2023-03-19 22:10:01] [INFO ] Export to PNML in file ./model.STATESPACE.pnml of net with 106 places, 126 transitions and 366 arcs took 1 ms.
Total runtime 798 ms.
starting LoLA
BK_INPUT UtilityControlRoom-COL-Z2T3N06
BK_EXAMINATION: CTLCardinality
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution/unfCTLFireability
FORMULA UtilityControlRoom-COL-Z2T3N06-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-COL-Z2T3N06-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-COL-Z2T3N06-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-COL-Z2T3N06-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-COL-Z2T3N06-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-COL-Z2T3N06-CTLFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-COL-Z2T3N06-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-COL-Z2T3N06-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-COL-Z2T3N06-CTLFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-COL-Z2T3N06-CTLFireability-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-COL-Z2T3N06-CTLFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-COL-Z2T3N06-CTLFireability-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA UtilityControlRoom-COL-Z2T3N06-CTLFireability-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1679264084872
--------------------
content from stderr:
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/unfCTLFireability/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/unfCTLFireability/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/unfCTLFireability/CTLCardinality.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:460
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:439
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:340
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:445
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: LAUNCH task # 1 (type EXCL) for 0 UtilityControlRoom-COL-Z2T3N06-CTLFireability-00
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:730
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:726
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N06-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 5/211 5/32 UtilityControlRoom-COL-Z2T3N06-CTLFireability-00 1180873 m, 236174 m/sec, 5022936 t fired, .
Time elapsed: 6 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N06-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 10/211 9/32 UtilityControlRoom-COL-Z2T3N06-CTLFireability-00 2128404 m, 189506 m/sec, 9816277 t fired, .
Time elapsed: 11 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N06-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 15/211 14/32 UtilityControlRoom-COL-Z2T3N06-CTLFireability-00 3167242 m, 207767 m/sec, 14450619 t fired, .
Time elapsed: 16 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N06-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 20/211 17/32 UtilityControlRoom-COL-Z2T3N06-CTLFireability-00 4016193 m, 169790 m/sec, 19280987 t fired, .
Time elapsed: 21 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N06-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 25/211 20/32 UtilityControlRoom-COL-Z2T3N06-CTLFireability-00 4799117 m, 156584 m/sec, 23916802 t fired, .
Time elapsed: 26 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N06-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 30/211 24/32 UtilityControlRoom-COL-Z2T3N06-CTLFireability-00 5679903 m, 176157 m/sec, 28353124 t fired, .
Time elapsed: 31 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N06-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 35/211 27/32 UtilityControlRoom-COL-Z2T3N06-CTLFireability-00 6594953 m, 183010 m/sec, 32857055 t fired, .
Time elapsed: 36 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N06-CTLFireability-00: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
1 CTL EXCL 40/211 30/32 UtilityControlRoom-COL-Z2T3N06-CTLFireability-00 7334170 m, 147843 m/sec, 37274283 t fired, .
Time elapsed: 41 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 1 (type EXCL) for UtilityControlRoom-COL-Z2T3N06-CTLFireability-00 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-14: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 46 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 50 (type EXCL) for 49 UtilityControlRoom-COL-Z2T3N06-CTLFireability-15
lola: time limit : 222 sec
lola: memory limit: 32 pages
lola: FINISHED task # 50 (type EXCL) for UtilityControlRoom-COL-Z2T3N06-CTLFireability-15
lola: result : true
lola: markings : 142
lola: fired transitions : 152
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 47 (type EXCL) for 46 UtilityControlRoom-COL-Z2T3N06-CTLFireability-14
lola: time limit : 236 sec
lola: memory limit: 32 pages
lola: FINISHED task # 47 (type EXCL) for UtilityControlRoom-COL-Z2T3N06-CTLFireability-14
lola: result : false
lola: markings : 6561
lola: fired transitions : 21897
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 44 (type EXCL) for 43 UtilityControlRoom-COL-Z2T3N06-CTLFireability-13
lola: time limit : 253 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 5/253 4/32 UtilityControlRoom-COL-Z2T3N06-CTLFireability-13 717894 m, 143578 m/sec, 3727470 t fired, .
Time elapsed: 51 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 10/253 6/32 UtilityControlRoom-COL-Z2T3N06-CTLFireability-13 1318892 m, 120199 m/sec, 7365481 t fired, .
Time elapsed: 56 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 15/253 8/32 UtilityControlRoom-COL-Z2T3N06-CTLFireability-13 1892295 m, 114680 m/sec, 11015595 t fired, .
Time elapsed: 61 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 20/253 11/32 UtilityControlRoom-COL-Z2T3N06-CTLFireability-13 2436530 m, 108847 m/sec, 14594710 t fired, .
Time elapsed: 66 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 25/253 13/32 UtilityControlRoom-COL-Z2T3N06-CTLFireability-13 2957526 m, 104199 m/sec, 18102959 t fired, .
Time elapsed: 71 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 30/253 15/32 UtilityControlRoom-COL-Z2T3N06-CTLFireability-13 3469854 m, 102465 m/sec, 21625972 t fired, .
Time elapsed: 76 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 35/253 17/32 UtilityControlRoom-COL-Z2T3N06-CTLFireability-13 3956403 m, 97309 m/sec, 25028925 t fired, .
Time elapsed: 81 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 40/253 19/32 UtilityControlRoom-COL-Z2T3N06-CTLFireability-13 4438515 m, 96422 m/sec, 28451820 t fired, .
Time elapsed: 86 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 45/253 21/32 UtilityControlRoom-COL-Z2T3N06-CTLFireability-13 4899749 m, 92246 m/sec, 31768001 t fired, .
Time elapsed: 91 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 50/253 23/32 UtilityControlRoom-COL-Z2T3N06-CTLFireability-13 5368891 m, 93828 m/sec, 35188687 t fired, .
Time elapsed: 96 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 55/253 25/32 UtilityControlRoom-COL-Z2T3N06-CTLFireability-13 5829658 m, 92153 m/sec, 38592072 t fired, .
Time elapsed: 101 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 61/253 26/32 UtilityControlRoom-COL-Z2T3N06-CTLFireability-13 6281265 m, 90321 m/sec, 41963350 t fired, .
Time elapsed: 107 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 66/253 28/32 UtilityControlRoom-COL-Z2T3N06-CTLFireability-13 6727476 m, 89242 m/sec, 45325209 t fired, .
Time elapsed: 112 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 71/253 30/32 UtilityControlRoom-COL-Z2T3N06-CTLFireability-13 7159553 m, 86415 m/sec, 48612102 t fired, .
Time elapsed: 117 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-13: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
44 CTL EXCL 76/253 32/32 UtilityControlRoom-COL-Z2T3N06-CTLFireability-13 7591371 m, 86363 m/sec, 51929770 t fired, .
Time elapsed: 122 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 44 (type EXCL) for UtilityControlRoom-COL-Z2T3N06-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-09: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 127 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 38 (type EXCL) for 37 UtilityControlRoom-COL-Z2T3N06-CTLFireability-11
lola: time limit : 267 sec
lola: memory limit: 32 pages
lola: FINISHED task # 38 (type EXCL) for UtilityControlRoom-COL-Z2T3N06-CTLFireability-11
lola: result : true
lola: markings : 82
lola: fired transitions : 422
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 35 (type EXCL) for 34 UtilityControlRoom-COL-Z2T3N06-CTLFireability-10
lola: time limit : 289 sec
lola: memory limit: 32 pages
lola: FINISHED task # 35 (type EXCL) for UtilityControlRoom-COL-Z2T3N06-CTLFireability-10
lola: result : true
lola: markings : 6561
lola: fired transitions : 8748
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 32 (type EXCL) for 31 UtilityControlRoom-COL-Z2T3N06-CTLFireability-09
lola: time limit : 315 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N06-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 5/315 7/32 UtilityControlRoom-COL-Z2T3N06-CTLFireability-09 1529883 m, 305976 m/sec, 5093937 t fired, .
Time elapsed: 132 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N06-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-01: DISJ 0 2 0 0 2 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-03: EFAG 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-09: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
32 CTL EXCL 10/315 12/32 UtilityControlRoom-COL-Z2T3N06-CTLFireability-09 2802102 m, 254443 m/sec, 9916935 t fired, .
Time elapsed: 137 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 32 (type EXCL) for UtilityControlRoom-COL-Z2T3N06-CTLFireability-09
lola: result : true
lola: markings : 2907502
lola: fired transitions : 10264377
lola: time used : 10.000000
lola: memory pages used : 12
lola: LAUNCH task # 26 (type EXCL) for 25 UtilityControlRoom-COL-Z2T3N06-CTLFireability-07
lola: time limit : 346 sec
lola: memory limit: 32 pages
lola: FINISHED task # 26 (type EXCL) for UtilityControlRoom-COL-Z2T3N06-CTLFireability-07
lola: result : true
lola: markings : 76
lola: fired transitions : 335
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 8 (type EXCL) for 3 UtilityControlRoom-COL-Z2T3N06-CTLFireability-01
lola: time limit : 384 sec
lola: memory limit: 32 pages
lola: FINISHED task # 8 (type EXCL) for UtilityControlRoom-COL-Z2T3N06-CTLFireability-01
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 52 (type EXCL) for 13 UtilityControlRoom-COL-Z2T3N06-CTLFireability-03
lola: time limit : 432 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-01: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-03: EFAG 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 AGEF EXCL 5/432 5/32 UtilityControlRoom-COL-Z2T3N06-CTLFireability-03 1135630 m, 227126 m/sec, 4117579 t fired, .
Time elapsed: 142 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-01: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-03: EFAG 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 AGEF EXCL 10/432 8/32 UtilityControlRoom-COL-Z2T3N06-CTLFireability-03 1947285 m, 162331 m/sec, 8465211 t fired, .
Time elapsed: 147 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-01: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-03: EFAG 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 AGEF EXCL 15/432 10/32 UtilityControlRoom-COL-Z2T3N06-CTLFireability-03 2590956 m, 128734 m/sec, 12955428 t fired, .
Time elapsed: 152 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-01: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-03: EFAG 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 AGEF EXCL 20/432 11/32 UtilityControlRoom-COL-Z2T3N06-CTLFireability-03 2859418 m, 53692 m/sec, 17858494 t fired, .
Time elapsed: 157 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-01: DISJ 0 1 0 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-03: EFAG 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
52 AGEF EXCL 25/432 11/32 UtilityControlRoom-COL-Z2T3N06-CTLFireability-03 2859587 m, 33 m/sec, 22415220 t fired, .
Time elapsed: 162 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 52 (type EXCL) for UtilityControlRoom-COL-Z2T3N06-CTLFireability-03
lola: result : true
lola: markings : 2859591
lola: fired transitions : 25074574
lola: time used : 27.000000
lola: memory pages used : 11
lola: LAUNCH task # 6 (type EXCL) for 3 UtilityControlRoom-COL-Z2T3N06-CTLFireability-01
lola: time limit : 490 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N06-CTLFireability-03: EFAG false tscc_search
UtilityControlRoom-COL-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-01: DISJ 0 0 1 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
6 EFEG EXCL 3/490 2/32 UtilityControlRoom-COL-Z2T3N06-CTLFireability-01 523758 m, 104751 m/sec, 1755107 t fired, .
Time elapsed: 167 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N06-CTLFireability-03: EFAG false tscc_search
UtilityControlRoom-COL-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-01: DISJ 0 0 1 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
6 EFEG EXCL 8/490 5/32 UtilityControlRoom-COL-Z2T3N06-CTLFireability-01 1153136 m, 125875 m/sec, 5231678 t fired, .
Time elapsed: 172 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N06-CTLFireability-03: EFAG false tscc_search
UtilityControlRoom-COL-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-01: DISJ 0 0 1 0 3 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-06: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
6 EFEG EXCL 13/490 7/32 UtilityControlRoom-COL-Z2T3N06-CTLFireability-01 1740351 m, 117443 m/sec, 9043004 t fired, .
Time elapsed: 177 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 6 (type EXCL) for UtilityControlRoom-COL-Z2T3N06-CTLFireability-01
lola: result : false
lola: markings : 1764033
lola: fired transitions : 9335790
lola: time used : 13.000000
lola: memory pages used : 7
lola: LAUNCH task # 41 (type EXCL) for 40 UtilityControlRoom-COL-Z2T3N06-CTLFireability-12
lola: time limit : 570 sec
lola: memory limit: 32 pages
lola: FINISHED task # 41 (type EXCL) for UtilityControlRoom-COL-Z2T3N06-CTLFireability-12
lola: result : false
lola: markings : 9
lola: fired transitions : 10
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 23 (type EXCL) for 22 UtilityControlRoom-COL-Z2T3N06-CTLFireability-06
lola: time limit : 684 sec
lola: memory limit: 32 pages
lola: FINISHED task # 23 (type EXCL) for UtilityControlRoom-COL-Z2T3N06-CTLFireability-06
lola: result : false
lola: markings : 60
lola: fired transitions : 62
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 11 (type EXCL) for 10 UtilityControlRoom-COL-Z2T3N06-CTLFireability-02
lola: time limit : 855 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N06-CTLFireability-01: DISJ false DISJ
UtilityControlRoom-COL-Z2T3N06-CTLFireability-03: EFAG false tscc_search
UtilityControlRoom-COL-Z2T3N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 5/855 5/32 UtilityControlRoom-COL-Z2T3N06-CTLFireability-02 997520 m, 199504 m/sec, 3647573 t fired, .
Time elapsed: 182 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N06-CTLFireability-01: DISJ false DISJ
UtilityControlRoom-COL-Z2T3N06-CTLFireability-03: EFAG false tscc_search
UtilityControlRoom-COL-Z2T3N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 10/855 8/32 UtilityControlRoom-COL-Z2T3N06-CTLFireability-02 1867476 m, 173991 m/sec, 7425058 t fired, .
Time elapsed: 187 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N06-CTLFireability-01: DISJ false DISJ
UtilityControlRoom-COL-Z2T3N06-CTLFireability-03: EFAG false tscc_search
UtilityControlRoom-COL-Z2T3N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 15/855 11/32 UtilityControlRoom-COL-Z2T3N06-CTLFireability-02 2620135 m, 150531 m/sec, 11007106 t fired, .
Time elapsed: 192 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N06-CTLFireability-01: DISJ false DISJ
UtilityControlRoom-COL-Z2T3N06-CTLFireability-03: EFAG false tscc_search
UtilityControlRoom-COL-Z2T3N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 20/855 14/32 UtilityControlRoom-COL-Z2T3N06-CTLFireability-02 3319124 m, 139797 m/sec, 14564767 t fired, .
Time elapsed: 197 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N06-CTLFireability-01: DISJ false DISJ
UtilityControlRoom-COL-Z2T3N06-CTLFireability-03: EFAG false tscc_search
UtilityControlRoom-COL-Z2T3N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 25/855 17/32 UtilityControlRoom-COL-Z2T3N06-CTLFireability-02 3991971 m, 134569 m/sec, 18160093 t fired, .
Time elapsed: 202 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N06-CTLFireability-01: DISJ false DISJ
UtilityControlRoom-COL-Z2T3N06-CTLFireability-03: EFAG false tscc_search
UtilityControlRoom-COL-Z2T3N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 30/855 20/32 UtilityControlRoom-COL-Z2T3N06-CTLFireability-02 4598011 m, 121208 m/sec, 21578416 t fired, .
Time elapsed: 207 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N06-CTLFireability-01: DISJ false DISJ
UtilityControlRoom-COL-Z2T3N06-CTLFireability-03: EFAG false tscc_search
UtilityControlRoom-COL-Z2T3N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 35/855 22/32 UtilityControlRoom-COL-Z2T3N06-CTLFireability-02 5180381 m, 116474 m/sec, 24975293 t fired, .
Time elapsed: 212 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N06-CTLFireability-01: DISJ false DISJ
UtilityControlRoom-COL-Z2T3N06-CTLFireability-03: EFAG false tscc_search
UtilityControlRoom-COL-Z2T3N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 40/855 24/32 UtilityControlRoom-COL-Z2T3N06-CTLFireability-02 5736699 m, 111263 m/sec, 28351215 t fired, .
Time elapsed: 217 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N06-CTLFireability-01: DISJ false DISJ
UtilityControlRoom-COL-Z2T3N06-CTLFireability-03: EFAG false tscc_search
UtilityControlRoom-COL-Z2T3N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 45/855 26/32 UtilityControlRoom-COL-Z2T3N06-CTLFireability-02 6276796 m, 108019 m/sec, 31708638 t fired, .
Time elapsed: 222 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N06-CTLFireability-01: DISJ false DISJ
UtilityControlRoom-COL-Z2T3N06-CTLFireability-03: EFAG false tscc_search
UtilityControlRoom-COL-Z2T3N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 50/855 28/32 UtilityControlRoom-COL-Z2T3N06-CTLFireability-02 6795708 m, 103782 m/sec, 35043463 t fired, .
Time elapsed: 227 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N06-CTLFireability-01: DISJ false DISJ
UtilityControlRoom-COL-Z2T3N06-CTLFireability-03: EFAG false tscc_search
UtilityControlRoom-COL-Z2T3N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
11 CTL EXCL 55/855 31/32 UtilityControlRoom-COL-Z2T3N06-CTLFireability-02 7310121 m, 102882 m/sec, 38429917 t fired, .
Time elapsed: 232 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: CANCELED task # 11 (type EXCL) for UtilityControlRoom-COL-Z2T3N06-CTLFireability-02 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N06-CTLFireability-01: DISJ false DISJ
UtilityControlRoom-COL-Z2T3N06-CTLFireability-03: EFAG false tscc_search
UtilityControlRoom-COL-Z2T3N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 237 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: LAUNCH task # 17 (type EXCL) for 16 UtilityControlRoom-COL-Z2T3N06-CTLFireability-04
lola: time limit : 1121 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N06-CTLFireability-01: DISJ false DISJ
UtilityControlRoom-COL-Z2T3N06-CTLFireability-03: EFAG false tscc_search
UtilityControlRoom-COL-Z2T3N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
17 CTL EXCL 5/1121 5/32 UtilityControlRoom-COL-Z2T3N06-CTLFireability-04 1134802 m, 226960 m/sec, 4462666 t fired, .
Time elapsed: 242 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 17 (type EXCL) for UtilityControlRoom-COL-Z2T3N06-CTLFireability-04
lola: result : true
lola: markings : 1542887
lola: fired transitions : 6222627
lola: time used : 7.000000
lola: memory pages used : 7
lola: LAUNCH task # 20 (type EXCL) for 19 UtilityControlRoom-COL-Z2T3N06-CTLFireability-05
lola: time limit : 1678 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N06-CTLFireability-01: DISJ false DISJ
UtilityControlRoom-COL-Z2T3N06-CTLFireability-03: EFAG false tscc_search
UtilityControlRoom-COL-Z2T3N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 3/1678 2/32 UtilityControlRoom-COL-Z2T3N06-CTLFireability-05 440343 m, 88068 m/sec, 2975717 t fired, .
Time elapsed: 247 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N06-CTLFireability-01: DISJ false DISJ
UtilityControlRoom-COL-Z2T3N06-CTLFireability-03: EFAG false tscc_search
UtilityControlRoom-COL-Z2T3N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 8/1678 5/32 UtilityControlRoom-COL-Z2T3N06-CTLFireability-05 1091576 m, 130246 m/sec, 7750112 t fired, .
Time elapsed: 252 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N06-CTLFireability-01: DISJ false DISJ
UtilityControlRoom-COL-Z2T3N06-CTLFireability-03: EFAG false tscc_search
UtilityControlRoom-COL-Z2T3N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 13/1678 7/32 UtilityControlRoom-COL-Z2T3N06-CTLFireability-05 1694019 m, 120488 m/sec, 12371095 t fired, .
Time elapsed: 257 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N06-CTLFireability-01: DISJ false DISJ
UtilityControlRoom-COL-Z2T3N06-CTLFireability-03: EFAG false tscc_search
UtilityControlRoom-COL-Z2T3N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 18/1678 10/32 UtilityControlRoom-COL-Z2T3N06-CTLFireability-05 2321128 m, 125421 m/sec, 17141238 t fired, .
Time elapsed: 262 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N06-CTLFireability-01: DISJ false DISJ
UtilityControlRoom-COL-Z2T3N06-CTLFireability-03: EFAG false tscc_search
UtilityControlRoom-COL-Z2T3N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 23/1678 12/32 UtilityControlRoom-COL-Z2T3N06-CTLFireability-05 2919382 m, 119650 m/sec, 21772167 t fired, .
Time elapsed: 267 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N06-CTLFireability-01: DISJ false DISJ
UtilityControlRoom-COL-Z2T3N06-CTLFireability-03: EFAG false tscc_search
UtilityControlRoom-COL-Z2T3N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 28/1678 15/32 UtilityControlRoom-COL-Z2T3N06-CTLFireability-05 3495522 m, 115228 m/sec, 26306205 t fired, .
Time elapsed: 272 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N06-CTLFireability-01: DISJ false DISJ
UtilityControlRoom-COL-Z2T3N06-CTLFireability-03: EFAG false tscc_search
UtilityControlRoom-COL-Z2T3N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 33/1678 17/32 UtilityControlRoom-COL-Z2T3N06-CTLFireability-05 4040683 m, 109032 m/sec, 30847290 t fired, .
Time elapsed: 277 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N06-CTLFireability-01: DISJ false DISJ
UtilityControlRoom-COL-Z2T3N06-CTLFireability-03: EFAG false tscc_search
UtilityControlRoom-COL-Z2T3N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-15: CTL true CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
UtilityControlRoom-COL-Z2T3N06-CTLFireability-00: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-02: CTL 0 0 0 0 1 0 1 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-05: CTL 0 0 1 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
UtilityControlRoom-COL-Z2T3N06-CTLFireability-13: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 38/1678 19/32 UtilityControlRoom-COL-Z2T3N06-CTLFireability-05 4622088 m, 116281 m/sec, 35522859 t fired, .
Time elapsed: 282 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 20 (type EXCL) for UtilityControlRoom-COL-Z2T3N06-CTLFireability-05
lola: result : true
lola: markings : 4670281
lola: fired transitions : 35925850
lola: time used : 38.000000
lola: memory pages used : 19
lola: LAUNCH task # 29 (type EXCL) for 28 UtilityControlRoom-COL-Z2T3N06-CTLFireability-08
lola: time limit : 3318 sec
lola: memory limit: 32 pages
lola: FINISHED task # 29 (type EXCL) for UtilityControlRoom-COL-Z2T3N06-CTLFireability-08
lola: result : false
lola: markings : 79990
lola: fired transitions : 237336
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 16
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
UtilityControlRoom-COL-Z2T3N06-CTLFireability-00: CTL unknown AGGR
UtilityControlRoom-COL-Z2T3N06-CTLFireability-01: DISJ false DISJ
UtilityControlRoom-COL-Z2T3N06-CTLFireability-02: CTL unknown AGGR
UtilityControlRoom-COL-Z2T3N06-CTLFireability-03: EFAG false tscc_search
UtilityControlRoom-COL-Z2T3N06-CTLFireability-04: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-05: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-06: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-07: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-08: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-09: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-10: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-11: CTL true CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-12: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-13: CTL unknown AGGR
UtilityControlRoom-COL-Z2T3N06-CTLFireability-14: CTL false CTL model checker
UtilityControlRoom-COL-Z2T3N06-CTLFireability-15: CTL true CTL model checker
Time elapsed: 282 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="UtilityControlRoom-COL-Z2T3N06"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is UtilityControlRoom-COL-Z2T3N06, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r486-tall-167912701900962"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/UtilityControlRoom-COL-Z2T3N06.tgz
mv UtilityControlRoom-COL-Z2T3N06 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;