fond
Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r486-tall-167912701200450
Last Updated
May 14, 2023

About the Execution of LoLA for Szymanski-PT-b02

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
4889.396 612091.00 2179377.00 490.20 FFFFFFTFTFTTTTFT normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r486-tall-167912701200450.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lola
Input is Szymanski-PT-b02, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r486-tall-167912701200450
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 4.1M
-rw-r--r-- 1 mcc users 7.6K Feb 26 16:50 CTLCardinality.txt
-rw-r--r-- 1 mcc users 83K Feb 26 16:50 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.3K Feb 26 16:49 CTLFireability.txt
-rw-r--r-- 1 mcc users 46K Feb 26 16:49 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.6K Feb 25 17:19 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 17:19 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Feb 25 17:19 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 17:19 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Feb 26 16:53 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 153K Feb 26 16:53 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.0K Feb 26 16:51 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 57K Feb 26 16:51 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.6K Feb 25 17:19 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.6K Feb 25 17:19 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 3.7M Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME Szymanski-PT-b02-CTLFireability-00
FORMULA_NAME Szymanski-PT-b02-CTLFireability-01
FORMULA_NAME Szymanski-PT-b02-CTLFireability-02
FORMULA_NAME Szymanski-PT-b02-CTLFireability-03
FORMULA_NAME Szymanski-PT-b02-CTLFireability-04
FORMULA_NAME Szymanski-PT-b02-CTLFireability-05
FORMULA_NAME Szymanski-PT-b02-CTLFireability-06
FORMULA_NAME Szymanski-PT-b02-CTLFireability-07
FORMULA_NAME Szymanski-PT-b02-CTLFireability-08
FORMULA_NAME Szymanski-PT-b02-CTLFireability-09
FORMULA_NAME Szymanski-PT-b02-CTLFireability-10
FORMULA_NAME Szymanski-PT-b02-CTLFireability-11
FORMULA_NAME Szymanski-PT-b02-CTLFireability-12
FORMULA_NAME Szymanski-PT-b02-CTLFireability-13
FORMULA_NAME Szymanski-PT-b02-CTLFireability-14
FORMULA_NAME Szymanski-PT-b02-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679212201010

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lola
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=Szymanski-PT-b02
Not applying reductions.
Model is PT
CTLFireability PT
starting LoLA
BK_INPUT Szymanski-PT-b02
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../lola/bin/
current directory: /home/mcc/execution
CTLFireability

FORMULA Szymanski-PT-b02-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Szymanski-PT-b02-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Szymanski-PT-b02-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Szymanski-PT-b02-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Szymanski-PT-b02-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Szymanski-PT-b02-CTLFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Szymanski-PT-b02-CTLFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Szymanski-PT-b02-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Szymanski-PT-b02-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Szymanski-PT-b02-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Szymanski-PT-b02-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Szymanski-PT-b02-CTLFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Szymanski-PT-b02-CTLFireability-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Szymanski-PT-b02-CTLFireability-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Szymanski-PT-b02-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA Szymanski-PT-b02-CTLFireability-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679212813101

--------------------
content from stderr:

lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:159
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:122
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:132
lola: rewrite Frontend/Parser/formula_rewrite.k:281
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:168
lola: rewrite Frontend/Parser/formula_rewrite.k:394
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:162
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:183
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:448
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:156
lola: rewrite Frontend/Parser/formula_rewrite.k:150
lola: rewrite Frontend/Parser/formula_rewrite.k:183
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:544
lola: rewrite Frontend/Parser/formula_rewrite.k:388
lola: rewrite Frontend/Parser/formula_rewrite.k:457
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:179
lola: rewrite Frontend/Parser/formula_rewrite.k:147
lola: rewrite Frontend/Parser/formula_rewrite.k:120
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:117
lola: rewrite Frontend/Parser/formula_rewrite.k:121
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 256 transitions removed,260 places removed
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-01: INITIAL 0 0 0 0 0 0 0 0
Szymanski-PT-b02-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-06: DISJ 0 0 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 0 0 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 0 0 0 0 0 0 0
Szymanski-PT-b02-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
Szymanski-PT-b02-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
Szymanski-PT-b02-CTLFireability-12: CTL 0 0 0 0 0 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 0 0 0 0 0 0 0
Szymanski-PT-b02-CTLFireability-14: CTL 0 0 0 0 0 0 0 0
Szymanski-PT-b02-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 21 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: LAUNCH INITIAL
lola: LAUNCH task # 4 (type CNST) for 3 Szymanski-PT-b02-CTLFireability-01
lola: time limit : 0 sec
lola: memory limit: 0 pages
lola: FINISHED task # 4 (type CNST) for Szymanski-PT-b02-CTLFireability-01
lola: result : false
lola: Created skeleton in 1.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-00: CTL 0 0 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-02: CTL 0 0 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-03: CTL 0 0 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-04: CTL 0 0 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-05: CTL 0 0 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-06: DISJ 0 0 0 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 0 0 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 0 0 0 4 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 0 0 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-10: CTL 0 0 0 0 0 0 0 0
Szymanski-PT-b02-CTLFireability-11: CTL 0 0 0 0 0 0 0 0
Szymanski-PT-b02-CTLFireability-12: CTL 0 0 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 0 0 0 0 0 0 0
Szymanski-PT-b02-CTLFireability-14: CTL 0 0 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-15: CTL 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 26 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 1.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: LAUNCH task # 1 (type EXCL) for 0 Szymanski-PT-b02-CTLFireability-00
lola: time limit : 148 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for Szymanski-PT-b02-CTLFireability-00
lola: result : false
lola: markings : 32
lola: fired transitions : 32
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: LAUNCH task # 67 (type EXCL) for 66 Szymanski-PT-b02-CTLFireability-14
lola: time limit : 178 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:703
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:715
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:659
lola: rewrite Frontend/Parser/formula_rewrite.k:661
lola: rewrite Frontend/Parser/formula_rewrite.k:666
lola: rewrite Frontend/Parser/formula_rewrite.k:659
lola: rewrite Frontend/Parser/formula_rewrite.k:664
lola: rewrite Frontend/Parser/formula_rewrite.k:674
lola: rewrite Frontend/Parser/formula_rewrite.k:674
lola: rewrite Frontend/Parser/formula_rewrite.k:674
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:679
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 80 (type FNDP) for 47 Szymanski-PT-b02-CTLFireability-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 81 (type FNDP) for 25 Szymanski-PT-b02-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 82 (type EQUN) for 25 Szymanski-PT-b02-CTLFireability-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:788
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-03: CTL 1 0 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-05: CTL 1 0 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 4 1 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 CTL EXCL 1/178 1/32 Szymanski-PT-b02-CTLFireability-14 40247 m, 8049 m/sec, 102209 t fired, .
80 EF FNDP 0/1189 0/5 Szymanski-PT-b02-CTLFireability-09 202 t fired, 2 attempts, .
81 EF FNDP 0/1189 0/5 Szymanski-PT-b02-CTLFireability-07 209 t fired, 1 attempts, .
82 EF STEQ 0/1189 0/5 Szymanski-PT-b02-CTLFireability-07 sara not yet started (preprocessing).

Time elapsed: 31 secs. Pages in use: 1
# running tasks: 4 of 4 Visible: 16
sara: try reading problem file /home/mcc/execution/CTLFireability-82.sara.
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 4 1 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-15: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
67 CTL EXCL 6/178 2/32 Szymanski-PT-b02-CTLFireability-14 224965 m, 36943 m/sec, 913798 t fired, .
80 EF FNDP 5/1189 0/5 Szymanski-PT-b02-CTLFireability-09 6137 t fired, 41 attempts, .
81 EF FNDP 5/1189 0/5 Szymanski-PT-b02-CTLFireability-07 5865 t fired, 35 attempts, .
82 EF STEQ 5/1189 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.

Time elapsed: 36 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
lola: FINISHED task # 67 (type EXCL) for Szymanski-PT-b02-CTLFireability-14
lola: result : false
lola: markings : 277418
lola: fired transitions : 1106816
lola: time used : 8.000000
lola: memory pages used : 2
lola: LAUNCH task # 70 (type EXCL) for 69 Szymanski-PT-b02-CTLFireability-15
lola: time limit : 187 sec
lola: memory limit: 32 pages
lola: FINISHED task # 70 (type EXCL) for Szymanski-PT-b02-CTLFireability-15
lola: result : true
lola: markings : 33
lola: fired transitions : 165
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 61 (type EXCL) for 60 Szymanski-PT-b02-CTLFireability-12
lola: time limit : 197 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 4 1 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 CTL EXCL 3/197 1/32 Szymanski-PT-b02-CTLFireability-12 78036 m, 15607 m/sec, 236864 t fired, .
80 EF FNDP 10/1182 0/5 Szymanski-PT-b02-CTLFireability-09 12094 t fired, 86 attempts, .
81 EF FNDP 10/1182 0/5 Szymanski-PT-b02-CTLFireability-07 11525 t fired, 83 attempts, .
82 EF STEQ 10/1182 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.

Time elapsed: 41 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 4 0 0 4 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 4 1 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-11: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-12: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
61 CTL EXCL 8/197 1/32 Szymanski-PT-b02-CTLFireability-12 164653 m, 17323 m/sec, 686126 t fired, .
80 EF FNDP 15/1179 0/5 Szymanski-PT-b02-CTLFireability-09 18074 t fired, 121 attempts, .
81 EF FNDP 15/1179 0/5 Szymanski-PT-b02-CTLFireability-07 17296 t fired, 114 attempts, .
82 EF STEQ 15/1179 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.

Time elapsed: 46 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
lola: FINISHED task # 61 (type EXCL) for Szymanski-PT-b02-CTLFireability-12
lola: result : true
lola: markings : 275702
lola: fired transitions : 1101090
lola: time used : 13.000000
lola: memory pages used : 2
lola: LAUNCH task # 58 (type EXCL) for 57 Szymanski-PT-b02-CTLFireability-11
lola: time limit : 208 sec
lola: memory limit: 32 pages
lola: FINISHED task # 58 (type EXCL) for Szymanski-PT-b02-CTLFireability-11
lola: result : true
lola: markings : 33
lola: fired transitions : 34
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 55 (type EXCL) for 54 Szymanski-PT-b02-CTLFireability-10
lola: time limit : 221 sec
lola: memory limit: 32 pages
lola: FINISHED task # 55 (type EXCL) for Szymanski-PT-b02-CTLFireability-10
lola: result : true
lola: markings : 279
lola: fired transitions : 352
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 43 (type EXCL) for 32 Szymanski-PT-b02-CTLFireability-08
lola: time limit : 236 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 3 1 0 4 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 4 1 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 0/236 1/32 Szymanski-PT-b02-CTLFireability-08 30847 m, 6169 m/sec, 107028 t fired, .
80 EF FNDP 20/1169 0/5 Szymanski-PT-b02-CTLFireability-09 24064 t fired, 152 attempts, .
81 EF FNDP 20/1169 0/5 Szymanski-PT-b02-CTLFireability-07 23065 t fired, 145 attempts, .
82 EF STEQ 20/1169 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.

Time elapsed: 51 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 3 1 0 4 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 4 1 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 5/236 2/32 Szymanski-PT-b02-CTLFireability-08 200994 m, 34029 m/sec, 1025584 t fired, .
80 EF FNDP 25/1169 0/5 Szymanski-PT-b02-CTLFireability-09 30046 t fired, 184 attempts, .
81 EF FNDP 25/1169 0/5 Szymanski-PT-b02-CTLFireability-07 28771 t fired, 185 attempts, .
82 EF STEQ 25/1169 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.

Time elapsed: 56 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
lola: FINISHED task # 43 (type EXCL) for Szymanski-PT-b02-CTLFireability-08
lola: result : false
lola: markings : 237325
lola: fired transitions : 1197054
lola: time used : 6.000000
lola: memory pages used : 2
lola: LAUNCH task # 39 (type EXCL) for 32 Szymanski-PT-b02-CTLFireability-08
lola: time limit : 253 sec
lola: memory limit: 32 pages
lola: FINISHED task # 39 (type EXCL) for Szymanski-PT-b02-CTLFireability-08
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 35 (type EXCL) for 32 Szymanski-PT-b02-CTLFireability-08
lola: time limit : 272 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 1 0 6 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 4 1 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
35 CTL EXCL 4/272 1/32 Szymanski-PT-b02-CTLFireability-08 159307 m, 31861 m/sec, 627773 t fired, .
80 EF FNDP 30/1163 0/5 Szymanski-PT-b02-CTLFireability-09 35935 t fired, 215 attempts, .
81 EF FNDP 30/1163 0/5 Szymanski-PT-b02-CTLFireability-07 34454 t fired, 215 attempts, .
82 EF STEQ 30/1163 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.

Time elapsed: 61 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
lola: FINISHED task # 35 (type EXCL) for Szymanski-PT-b02-CTLFireability-08
lola: result : false
lola: markings : 238359
lola: fired transitions : 963611
lola: time used : 7.000000
lola: memory pages used : 2
lola: LAUNCH task # 23 (type EXCL) for 18 Szymanski-PT-b02-CTLFireability-06
lola: time limit : 294 sec
lola: memory limit: 32 pages
lola: FINISHED task # 23 (type EXCL) for Szymanski-PT-b02-CTLFireability-06
lola: result : true
lola: markings : 27
lola: fired transitions : 27
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 Szymanski-PT-b02-CTLFireability-04
lola: time limit : 353 sec
lola: memory limit: 32 pages
lola: FINISHED task # 13 (type EXCL) for Szymanski-PT-b02-CTLFireability-04
lola: result : false
lola: markings : 33
lola: fired transitions : 132
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 10 (type EXCL) for 9 Szymanski-PT-b02-CTLFireability-03
lola: time limit : 392 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 4 1 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 2/392 1/32 Szymanski-PT-b02-CTLFireability-03 108441 m, 21688 m/sec, 456397 t fired, .
80 EF FNDP 35/1156 0/5 Szymanski-PT-b02-CTLFireability-09 41628 t fired, 248 attempts, .
81 EF FNDP 35/1156 0/5 Szymanski-PT-b02-CTLFireability-07 39938 t fired, 252 attempts, .
82 EF STEQ 35/1156 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.

Time elapsed: 66 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-03: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 4 1 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
10 CTL EXCL 7/392 2/32 Szymanski-PT-b02-CTLFireability-03 274549 m, 33221 m/sec, 1372964 t fired, .
80 EF FNDP 40/1154 0/5 Szymanski-PT-b02-CTLFireability-09 47420 t fired, 280 attempts, .
81 EF FNDP 40/1154 0/5 Szymanski-PT-b02-CTLFireability-07 45464 t fired, 290 attempts, .
82 EF STEQ 40/1154 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.

Time elapsed: 71 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
lola: FINISHED task # 10 (type EXCL) for Szymanski-PT-b02-CTLFireability-03
lola: result : false
lola: markings : 277942
lola: fired transitions : 1386110
lola: time used : 8.000000
lola: memory pages used : 2
lola: LAUNCH task # 7 (type EXCL) for 6 Szymanski-PT-b02-CTLFireability-02
lola: time limit : 441 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 4 1 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 4/441 1/32 Szymanski-PT-b02-CTLFireability-02 103930 m, 20786 m/sec, 743108 t fired, .
80 EF FNDP 45/1148 0/5 Szymanski-PT-b02-CTLFireability-09 53197 t fired, 320 attempts, .
81 EF FNDP 45/1148 0/5 Szymanski-PT-b02-CTLFireability-07 51011 t fired, 328 attempts, .
82 EF STEQ 45/1148 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.

Time elapsed: 76 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-02: CTL 0 0 1 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 4 1 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
7 CTL EXCL 9/441 2/32 Szymanski-PT-b02-CTLFireability-02 198489 m, 18911 m/sec, 1595221 t fired, .
80 EF FNDP 50/1144 0/5 Szymanski-PT-b02-CTLFireability-09 59008 t fired, 350 attempts, .
81 EF FNDP 50/1144 0/5 Szymanski-PT-b02-CTLFireability-07 56662 t fired, 363 attempts, .
82 EF STEQ 50/1144 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.

Time elapsed: 81 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
lola: FINISHED task # 7 (type EXCL) for Szymanski-PT-b02-CTLFireability-02
lola: result : false
lola: markings : 271480
lola: fired transitions : 2158683
lola: time used : 13.000000
lola: memory pages used : 2
lola: LAUNCH task # 86 (type EXCL) for 47 Szymanski-PT-b02-CTLFireability-09
lola: time limit : 502 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 EF FNDP 55/1135 0/5 Szymanski-PT-b02-CTLFireability-09 64877 t fired, 385 attempts, .
81 EF FNDP 55/1135 0/5 Szymanski-PT-b02-CTLFireability-07 62360 t fired, 404 attempts, .
82 EF STEQ 55/1135 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
86 EF EXCL 1/502 1/32 Szymanski-PT-b02-CTLFireability-09 1950 m, 390 m/sec, 3300 t fired, .

Time elapsed: 86 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 EF FNDP 60/1134 0/5 Szymanski-PT-b02-CTLFireability-09 70708 t fired, 414 attempts, .
81 EF FNDP 60/1134 0/5 Szymanski-PT-b02-CTLFireability-07 68121 t fired, 437 attempts, .
82 EF STEQ 60/1134 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
86 EF EXCL 6/502 1/32 Szymanski-PT-b02-CTLFireability-09 7799 m, 1169 m/sec, 14943 t fired, .

Time elapsed: 91 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 EF FNDP 65/1129 0/5 Szymanski-PT-b02-CTLFireability-09 76511 t fired, 445 attempts, .
81 EF FNDP 65/1129 0/5 Szymanski-PT-b02-CTLFireability-07 73816 t fired, 477 attempts, .
82 EF STEQ 65/1129 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
86 EF EXCL 11/502 1/32 Szymanski-PT-b02-CTLFireability-09 13614 m, 1163 m/sec, 26851 t fired, .

Time elapsed: 96 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 EF FNDP 70/1124 0/5 Szymanski-PT-b02-CTLFireability-09 82346 t fired, 475 attempts, .
81 EF FNDP 70/1124 0/5 Szymanski-PT-b02-CTLFireability-07 79545 t fired, 513 attempts, .
82 EF STEQ 70/1124 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
86 EF EXCL 16/502 1/32 Szymanski-PT-b02-CTLFireability-09 18901 m, 1057 m/sec, 38076 t fired, .

Time elapsed: 101 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 EF FNDP 75/1119 0/5 Szymanski-PT-b02-CTLFireability-09 88222 t fired, 512 attempts, .
81 EF FNDP 75/1119 0/5 Szymanski-PT-b02-CTLFireability-07 85260 t fired, 560 attempts, .
82 EF STEQ 75/1119 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
86 EF EXCL 21/502 1/32 Szymanski-PT-b02-CTLFireability-09 22932 m, 806 m/sec, 47964 t fired, .

Time elapsed: 106 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 EF FNDP 80/1114 0/5 Szymanski-PT-b02-CTLFireability-09 94000 t fired, 543 attempts, .
81 EF FNDP 80/1114 0/5 Szymanski-PT-b02-CTLFireability-07 90945 t fired, 602 attempts, .
82 EF STEQ 80/1114 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
86 EF EXCL 26/502 1/32 Szymanski-PT-b02-CTLFireability-09 27937 m, 1001 m/sec, 62606 t fired, .

Time elapsed: 111 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 EF FNDP 85/1109 0/5 Szymanski-PT-b02-CTLFireability-09 99728 t fired, 583 attempts, .
81 EF FNDP 85/1109 0/5 Szymanski-PT-b02-CTLFireability-07 96609 t fired, 636 attempts, .
82 EF STEQ 85/1109 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
86 EF EXCL 31/502 1/32 Szymanski-PT-b02-CTLFireability-09 33571 m, 1126 m/sec, 79086 t fired, .

Time elapsed: 116 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 EF FNDP 90/1104 0/5 Szymanski-PT-b02-CTLFireability-09 105430 t fired, 617 attempts, .
81 EF FNDP 90/1104 0/5 Szymanski-PT-b02-CTLFireability-07 102232 t fired, 675 attempts, .
82 EF STEQ 90/1104 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
86 EF EXCL 36/502 1/32 Szymanski-PT-b02-CTLFireability-09 39153 m, 1116 m/sec, 96376 t fired, .

Time elapsed: 121 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 EF FNDP 95/1099 0/5 Szymanski-PT-b02-CTLFireability-09 111126 t fired, 656 attempts, .
81 EF FNDP 95/1099 0/5 Szymanski-PT-b02-CTLFireability-07 107919 t fired, 704 attempts, .
82 EF STEQ 95/1099 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
86 EF EXCL 41/502 1/32 Szymanski-PT-b02-CTLFireability-09 44730 m, 1115 m/sec, 114945 t fired, .

Time elapsed: 126 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 EF FNDP 100/1094 0/5 Szymanski-PT-b02-CTLFireability-09 116725 t fired, 690 attempts, .
81 EF FNDP 100/1094 0/5 Szymanski-PT-b02-CTLFireability-07 113471 t fired, 740 attempts, .
82 EF STEQ 100/1094 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
86 EF EXCL 46/502 1/32 Szymanski-PT-b02-CTLFireability-09 50209 m, 1095 m/sec, 133398 t fired, .

Time elapsed: 131 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 EF FNDP 105/1089 0/5 Szymanski-PT-b02-CTLFireability-09 122406 t fired, 725 attempts, .
81 EF FNDP 105/1089 0/5 Szymanski-PT-b02-CTLFireability-07 119144 t fired, 771 attempts, .
82 EF STEQ 105/1089 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
86 EF EXCL 51/502 1/32 Szymanski-PT-b02-CTLFireability-09 55745 m, 1107 m/sec, 152507 t fired, .

Time elapsed: 136 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 EF FNDP 110/1084 0/5 Szymanski-PT-b02-CTLFireability-09 128181 t fired, 747 attempts, .
81 EF FNDP 110/1084 0/5 Szymanski-PT-b02-CTLFireability-07 124825 t fired, 805 attempts, .
82 EF STEQ 110/1084 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
86 EF EXCL 56/502 1/32 Szymanski-PT-b02-CTLFireability-09 61294 m, 1109 m/sec, 170975 t fired, .

Time elapsed: 141 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 EF FNDP 115/1079 0/5 Szymanski-PT-b02-CTLFireability-09 133874 t fired, 779 attempts, .
81 EF FNDP 115/1079 0/5 Szymanski-PT-b02-CTLFireability-07 130478 t fired, 835 attempts, .
82 EF STEQ 115/1079 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
86 EF EXCL 61/502 1/32 Szymanski-PT-b02-CTLFireability-09 66828 m, 1106 m/sec, 190134 t fired, .

Time elapsed: 146 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 EF FNDP 120/1074 0/5 Szymanski-PT-b02-CTLFireability-09 139594 t fired, 808 attempts, .
81 EF FNDP 120/1074 0/5 Szymanski-PT-b02-CTLFireability-07 136115 t fired, 866 attempts, .
82 EF STEQ 120/1074 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
86 EF EXCL 66/502 1/32 Szymanski-PT-b02-CTLFireability-09 72375 m, 1109 m/sec, 209318 t fired, .

Time elapsed: 151 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 EF FNDP 125/1069 0/5 Szymanski-PT-b02-CTLFireability-09 145310 t fired, 841 attempts, .
81 EF FNDP 125/1069 0/5 Szymanski-PT-b02-CTLFireability-07 141760 t fired, 902 attempts, .
82 EF STEQ 125/1069 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
86 EF EXCL 71/502 1/32 Szymanski-PT-b02-CTLFireability-09 77896 m, 1104 m/sec, 229160 t fired, .

Time elapsed: 156 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 EF FNDP 130/1064 0/5 Szymanski-PT-b02-CTLFireability-09 151005 t fired, 878 attempts, .
81 EF FNDP 130/1064 0/5 Szymanski-PT-b02-CTLFireability-07 147384 t fired, 937 attempts, .
82 EF STEQ 130/1064 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
86 EF EXCL 76/502 1/32 Szymanski-PT-b02-CTLFireability-09 83295 m, 1079 m/sec, 247533 t fired, .

Time elapsed: 161 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 EF FNDP 135/1059 0/5 Szymanski-PT-b02-CTLFireability-09 156756 t fired, 912 attempts, .
81 EF FNDP 135/1059 0/5 Szymanski-PT-b02-CTLFireability-07 152992 t fired, 975 attempts, .
82 EF STEQ 135/1059 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
86 EF EXCL 81/502 1/32 Szymanski-PT-b02-CTLFireability-09 88648 m, 1070 m/sec, 264734 t fired, .

Time elapsed: 166 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 EF FNDP 140/1054 0/5 Szymanski-PT-b02-CTLFireability-09 162459 t fired, 955 attempts, .
81 EF FNDP 140/1054 0/5 Szymanski-PT-b02-CTLFireability-07 158678 t fired, 1011 attempts, .
82 EF STEQ 140/1054 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
86 EF EXCL 86/502 1/32 Szymanski-PT-b02-CTLFireability-09 94176 m, 1105 m/sec, 284834 t fired, .

Time elapsed: 171 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 EF FNDP 145/1049 0/5 Szymanski-PT-b02-CTLFireability-09 168124 t fired, 998 attempts, .
81 EF FNDP 145/1049 0/5 Szymanski-PT-b02-CTLFireability-07 164349 t fired, 1048 attempts, .
82 EF STEQ 145/1049 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
86 EF EXCL 91/502 1/32 Szymanski-PT-b02-CTLFireability-09 99764 m, 1117 m/sec, 303839 t fired, .

Time elapsed: 176 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 EF FNDP 150/1044 0/5 Szymanski-PT-b02-CTLFireability-09 173777 t fired, 1028 attempts, .
81 EF FNDP 150/1044 0/5 Szymanski-PT-b02-CTLFireability-07 169969 t fired, 1091 attempts, .
82 EF STEQ 150/1044 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
86 EF EXCL 96/502 1/32 Szymanski-PT-b02-CTLFireability-09 105397 m, 1126 m/sec, 322895 t fired, .

Time elapsed: 181 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 EF FNDP 155/1039 0/5 Szymanski-PT-b02-CTLFireability-09 179397 t fired, 1050 attempts, .
81 EF FNDP 155/1039 0/5 Szymanski-PT-b02-CTLFireability-07 175560 t fired, 1120 attempts, .
82 EF STEQ 155/1039 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
86 EF EXCL 101/502 1/32 Szymanski-PT-b02-CTLFireability-09 110957 m, 1112 m/sec, 343146 t fired, .

Time elapsed: 186 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 EF FNDP 160/1034 0/5 Szymanski-PT-b02-CTLFireability-09 184924 t fired, 1083 attempts, .
81 EF FNDP 160/1034 0/5 Szymanski-PT-b02-CTLFireability-07 181026 t fired, 1150 attempts, .
82 EF STEQ 160/1034 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
86 EF EXCL 106/502 1/32 Szymanski-PT-b02-CTLFireability-09 116397 m, 1088 m/sec, 364223 t fired, .

Time elapsed: 191 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 EF FNDP 165/1029 0/5 Szymanski-PT-b02-CTLFireability-09 190743 t fired, 1122 attempts, .
81 EF FNDP 165/1029 0/5 Szymanski-PT-b02-CTLFireability-07 186698 t fired, 1185 attempts, .
82 EF STEQ 165/1029 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
86 EF EXCL 111/502 1/32 Szymanski-PT-b02-CTLFireability-09 122164 m, 1153 m/sec, 388040 t fired, .

Time elapsed: 196 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 EF FNDP 170/1024 0/5 Szymanski-PT-b02-CTLFireability-09 196566 t fired, 1153 attempts, .
81 EF FNDP 170/1024 0/5 Szymanski-PT-b02-CTLFireability-07 192345 t fired, 1220 attempts, .
82 EF STEQ 170/1024 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
86 EF EXCL 116/502 1/32 Szymanski-PT-b02-CTLFireability-09 128028 m, 1172 m/sec, 410834 t fired, .

Time elapsed: 201 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 EF FNDP 175/1019 0/5 Szymanski-PT-b02-CTLFireability-09 202387 t fired, 1183 attempts, .
81 EF FNDP 175/1019 0/5 Szymanski-PT-b02-CTLFireability-07 197981 t fired, 1254 attempts, .
82 EF STEQ 175/1019 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
86 EF EXCL 121/502 1/32 Szymanski-PT-b02-CTLFireability-09 133804 m, 1155 m/sec, 433290 t fired, .

Time elapsed: 206 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 EF FNDP 180/1014 0/5 Szymanski-PT-b02-CTLFireability-09 208213 t fired, 1227 attempts, .
81 EF FNDP 180/1014 0/5 Szymanski-PT-b02-CTLFireability-07 203616 t fired, 1285 attempts, .
82 EF STEQ 180/1014 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
86 EF EXCL 126/502 1/32 Szymanski-PT-b02-CTLFireability-09 139617 m, 1162 m/sec, 462270 t fired, .

Time elapsed: 211 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 EF FNDP 185/1009 0/5 Szymanski-PT-b02-CTLFireability-09 214022 t fired, 1269 attempts, .
81 EF FNDP 185/1009 0/5 Szymanski-PT-b02-CTLFireability-07 209259 t fired, 1310 attempts, .
82 EF STEQ 185/1009 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
86 EF EXCL 131/502 1/32 Szymanski-PT-b02-CTLFireability-09 145458 m, 1168 m/sec, 505412 t fired, .

Time elapsed: 216 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 EF FNDP 190/1004 0/5 Szymanski-PT-b02-CTLFireability-09 219819 t fired, 1305 attempts, .
81 EF FNDP 190/1004 0/5 Szymanski-PT-b02-CTLFireability-07 214902 t fired, 1347 attempts, .
82 EF STEQ 190/1004 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
86 EF EXCL 136/502 1/32 Szymanski-PT-b02-CTLFireability-09 151141 m, 1136 m/sec, 571108 t fired, .

Time elapsed: 221 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 EF FNDP 195/999 0/5 Szymanski-PT-b02-CTLFireability-09 225682 t fired, 1333 attempts, .
81 EF FNDP 195/999 0/5 Szymanski-PT-b02-CTLFireability-07 220562 t fired, 1382 attempts, .
82 EF STEQ 195/999 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
86 EF EXCL 141/502 1/32 Szymanski-PT-b02-CTLFireability-09 156946 m, 1161 m/sec, 592991 t fired, .

Time elapsed: 226 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 EF FNDP 200/994 0/5 Szymanski-PT-b02-CTLFireability-09 231527 t fired, 1362 attempts, .
81 EF FNDP 200/994 0/5 Szymanski-PT-b02-CTLFireability-07 226211 t fired, 1419 attempts, .
82 EF STEQ 200/994 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
86 EF EXCL 146/502 1/32 Szymanski-PT-b02-CTLFireability-09 163066 m, 1224 m/sec, 617758 t fired, .

Time elapsed: 231 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 EF FNDP 205/989 0/5 Szymanski-PT-b02-CTLFireability-09 237360 t fired, 1382 attempts, .
81 EF FNDP 205/989 0/5 Szymanski-PT-b02-CTLFireability-07 231821 t fired, 1451 attempts, .
82 EF STEQ 205/989 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
86 EF EXCL 151/502 1/32 Szymanski-PT-b02-CTLFireability-09 169349 m, 1256 m/sec, 637259 t fired, .

Time elapsed: 236 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 EF FNDP 210/984 0/5 Szymanski-PT-b02-CTLFireability-09 243242 t fired, 1411 attempts, .
81 EF FNDP 210/984 0/5 Szymanski-PT-b02-CTLFireability-07 237446 t fired, 1486 attempts, .
82 EF STEQ 210/984 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
86 EF EXCL 156/502 1/32 Szymanski-PT-b02-CTLFireability-09 174742 m, 1078 m/sec, 655790 t fired, .

Time elapsed: 241 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-09: CONJ 0 3 2 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 4 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
80 EF FNDP 215/979 0/5 Szymanski-PT-b02-CTLFireability-09 249092 t fired, 1449 attempts, .
81 EF FNDP 215/979 0/5 Szymanski-PT-b02-CTLFireability-07 243089 t fired, 1524 attempts, .
82 EF STEQ 215/979 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
86 EF EXCL 161/502 1/32 Szymanski-PT-b02-CTLFireability-09 179981 m, 1047 m/sec, 675049 t fired, .

Time elapsed: 246 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
lola: FINISHED task # 86 (type EXCL) for Szymanski-PT-b02-CTLFireability-09
lola: result : true
lola: markings : 184332
lola: fired transitions : 691214
lola: time used : 166.000000
lola: memory pages used : 1
lola: CANCELED task # 80 (type FNDP) for Szymanski-PT-b02-CTLFireability-09 (obsolete)
lola: LAUNCH task # 83 (type EXCL) for 25 Szymanski-PT-b02-CTLFireability-07
lola: time limit : 669 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 75 (type FNDP) for 63 Szymanski-PT-b02-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 80 (type FNDP) for Szymanski-PT-b02-CTLFireability-09
lola: result : unknown
lola: fired transitions : 254016
lola: tried executions : 1487
lola: time used : 220.000000
lola: memory pages used : 0
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 3 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 3 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 0/1674 0/5 Szymanski-PT-b02-CTLFireability-13 889 t fired, 3 attempts, .
81 EF FNDP 220/1564 0/5 Szymanski-PT-b02-CTLFireability-07 248691 t fired, 1560 attempts, .
82 EF STEQ 220/1564 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
83 EF EXCL 0/669 1/32 Szymanski-PT-b02-CTLFireability-07 839 m, 167 m/sec, 1680 t fired, .

Time elapsed: 251 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 3 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 3 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 5/1674 0/5 Szymanski-PT-b02-CTLFireability-13 6866 t fired, 46 attempts, .
81 EF FNDP 225/1564 0/5 Szymanski-PT-b02-CTLFireability-07 254147 t fired, 1598 attempts, .
82 EF STEQ 225/1564 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
83 EF EXCL 5/669 1/32 Szymanski-PT-b02-CTLFireability-07 6515 m, 1135 m/sec, 10695 t fired, .

Time elapsed: 256 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 3 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 3 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 10/1669 0/5 Szymanski-PT-b02-CTLFireability-13 12737 t fired, 103 attempts, .
81 EF FNDP 230/1559 0/5 Szymanski-PT-b02-CTLFireability-07 259593 t fired, 1634 attempts, .
82 EF STEQ 230/1559 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
83 EF EXCL 10/669 1/32 Szymanski-PT-b02-CTLFireability-07 12084 m, 1113 m/sec, 22629 t fired, .

Time elapsed: 261 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 3 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 3 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 15/1664 0/5 Szymanski-PT-b02-CTLFireability-13 18662 t fired, 150 attempts, .
81 EF FNDP 235/1554 0/5 Szymanski-PT-b02-CTLFireability-07 265067 t fired, 1667 attempts, .
82 EF STEQ 235/1554 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
83 EF EXCL 15/669 1/32 Szymanski-PT-b02-CTLFireability-07 17769 m, 1137 m/sec, 35289 t fired, .

Time elapsed: 266 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 3 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 3 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 20/1659 0/5 Szymanski-PT-b02-CTLFireability-13 24519 t fired, 196 attempts, .
81 EF FNDP 240/1549 0/5 Szymanski-PT-b02-CTLFireability-07 270511 t fired, 1694 attempts, .
82 EF STEQ 240/1549 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
83 EF EXCL 20/669 1/32 Szymanski-PT-b02-CTLFireability-07 23374 m, 1121 m/sec, 50356 t fired, .

Time elapsed: 271 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 3 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 3 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 25/1654 0/5 Szymanski-PT-b02-CTLFireability-13 30422 t fired, 241 attempts, .
81 EF FNDP 245/1544 0/5 Szymanski-PT-b02-CTLFireability-07 275922 t fired, 1742 attempts, .
82 EF STEQ 245/1544 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
83 EF EXCL 25/669 1/32 Szymanski-PT-b02-CTLFireability-07 29003 m, 1125 m/sec, 67196 t fired, .

Time elapsed: 276 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 3 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 3 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 30/1649 0/5 Szymanski-PT-b02-CTLFireability-13 36318 t fired, 282 attempts, .
81 EF FNDP 250/1539 0/5 Szymanski-PT-b02-CTLFireability-07 281353 t fired, 1781 attempts, .
82 EF STEQ 250/1539 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
83 EF EXCL 30/669 1/32 Szymanski-PT-b02-CTLFireability-07 34538 m, 1107 m/sec, 83787 t fired, .

Time elapsed: 281 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 3 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 3 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 35/1644 0/5 Szymanski-PT-b02-CTLFireability-13 42142 t fired, 339 attempts, .
81 EF FNDP 255/1534 0/5 Szymanski-PT-b02-CTLFireability-07 286812 t fired, 1809 attempts, .
82 EF STEQ 255/1534 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
83 EF EXCL 35/669 1/32 Szymanski-PT-b02-CTLFireability-07 40052 m, 1102 m/sec, 101813 t fired, .

Time elapsed: 286 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 3 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 3 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 40/1639 0/5 Szymanski-PT-b02-CTLFireability-13 47915 t fired, 390 attempts, .
81 EF FNDP 260/1529 0/5 Szymanski-PT-b02-CTLFireability-07 292382 t fired, 1844 attempts, .
82 EF STEQ 260/1529 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
83 EF EXCL 40/669 1/32 Szymanski-PT-b02-CTLFireability-07 45724 m, 1134 m/sec, 120867 t fired, .

Time elapsed: 291 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 3 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 3 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 45/1634 0/5 Szymanski-PT-b02-CTLFireability-13 53641 t fired, 441 attempts, .
81 EF FNDP 265/1524 0/5 Szymanski-PT-b02-CTLFireability-07 297968 t fired, 1879 attempts, .
82 EF STEQ 265/1524 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
83 EF EXCL 45/669 1/32 Szymanski-PT-b02-CTLFireability-07 51370 m, 1129 m/sec, 141539 t fired, .

Time elapsed: 296 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 3 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 3 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 50/1629 0/5 Szymanski-PT-b02-CTLFireability-13 59388 t fired, 487 attempts, .
81 EF FNDP 270/1519 0/5 Szymanski-PT-b02-CTLFireability-07 303538 t fired, 1917 attempts, .
82 EF STEQ 270/1519 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
83 EF EXCL 50/669 1/32 Szymanski-PT-b02-CTLFireability-07 57163 m, 1158 m/sec, 161072 t fired, .

Time elapsed: 301 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 3 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 3 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 55/1624 0/5 Szymanski-PT-b02-CTLFireability-13 65076 t fired, 541 attempts, .
81 EF FNDP 275/1514 0/5 Szymanski-PT-b02-CTLFireability-07 309170 t fired, 1951 attempts, .
82 EF STEQ 275/1514 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
83 EF EXCL 55/669 1/32 Szymanski-PT-b02-CTLFireability-07 62817 m, 1130 m/sec, 181031 t fired, .

Time elapsed: 306 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 3 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 3 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 60/1619 0/5 Szymanski-PT-b02-CTLFireability-13 70794 t fired, 581 attempts, .
81 EF FNDP 280/1509 0/5 Szymanski-PT-b02-CTLFireability-07 314804 t fired, 1989 attempts, .
82 EF STEQ 280/1509 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
83 EF EXCL 60/669 1/32 Szymanski-PT-b02-CTLFireability-07 68395 m, 1115 m/sec, 201689 t fired, .

Time elapsed: 311 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 3 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 3 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 65/1614 0/5 Szymanski-PT-b02-CTLFireability-13 76556 t fired, 631 attempts, .
81 EF FNDP 285/1504 0/5 Szymanski-PT-b02-CTLFireability-07 320451 t fired, 2012 attempts, .
82 EF STEQ 285/1504 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
83 EF EXCL 65/669 1/32 Szymanski-PT-b02-CTLFireability-07 74003 m, 1121 m/sec, 221295 t fired, .

Time elapsed: 316 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 3 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 3 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 70/1609 0/5 Szymanski-PT-b02-CTLFireability-13 82281 t fired, 680 attempts, .
81 EF FNDP 290/1499 0/5 Szymanski-PT-b02-CTLFireability-07 326023 t fired, 2050 attempts, .
82 EF STEQ 290/1499 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
83 EF EXCL 70/669 1/32 Szymanski-PT-b02-CTLFireability-07 79616 m, 1122 m/sec, 239801 t fired, .

Time elapsed: 321 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 3 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 3 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 75/1604 0/5 Szymanski-PT-b02-CTLFireability-13 88005 t fired, 722 attempts, .
81 EF FNDP 295/1494 0/5 Szymanski-PT-b02-CTLFireability-07 331612 t fired, 2091 attempts, .
82 EF STEQ 295/1494 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
83 EF EXCL 75/669 1/32 Szymanski-PT-b02-CTLFireability-07 85198 m, 1116 m/sec, 257556 t fired, .

Time elapsed: 326 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 3 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 3 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 80/1599 0/5 Szymanski-PT-b02-CTLFireability-13 93746 t fired, 762 attempts, .
81 EF FNDP 300/1489 0/5 Szymanski-PT-b02-CTLFireability-07 337254 t fired, 2128 attempts, .
82 EF STEQ 300/1489 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
83 EF EXCL 80/669 1/32 Szymanski-PT-b02-CTLFireability-07 90950 m, 1150 m/sec, 275724 t fired, .

Time elapsed: 331 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 3 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 3 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 85/1594 0/5 Szymanski-PT-b02-CTLFireability-13 99508 t fired, 807 attempts, .
81 EF FNDP 305/1484 0/5 Szymanski-PT-b02-CTLFireability-07 342902 t fired, 2164 attempts, .
82 EF STEQ 305/1484 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
83 EF EXCL 85/669 1/32 Szymanski-PT-b02-CTLFireability-07 96796 m, 1169 m/sec, 297158 t fired, .

Time elapsed: 336 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 3 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 3 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 90/1589 0/5 Szymanski-PT-b02-CTLFireability-13 105261 t fired, 850 attempts, .
81 EF FNDP 310/1479 0/5 Szymanski-PT-b02-CTLFireability-07 348542 t fired, 2203 attempts, .
82 EF STEQ 310/1479 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
83 EF EXCL 90/669 1/32 Szymanski-PT-b02-CTLFireability-07 102627 m, 1166 m/sec, 315478 t fired, .

Time elapsed: 341 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 3 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 3 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 95/1584 0/5 Szymanski-PT-b02-CTLFireability-13 110980 t fired, 896 attempts, .
81 EF FNDP 315/1474 0/5 Szymanski-PT-b02-CTLFireability-07 354186 t fired, 2247 attempts, .
82 EF STEQ 315/1474 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
83 EF EXCL 95/669 1/32 Szymanski-PT-b02-CTLFireability-07 108387 m, 1152 m/sec, 335448 t fired, .

Time elapsed: 346 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 3 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 3 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 100/1579 0/5 Szymanski-PT-b02-CTLFireability-13 116684 t fired, 939 attempts, .
81 EF FNDP 320/1469 0/5 Szymanski-PT-b02-CTLFireability-07 359806 t fired, 2282 attempts, .
82 EF STEQ 320/1469 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
83 EF EXCL 100/669 1/32 Szymanski-PT-b02-CTLFireability-07 114185 m, 1159 m/sec, 356096 t fired, .

Time elapsed: 351 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 3 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 3 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 105/1574 0/5 Szymanski-PT-b02-CTLFireability-13 122425 t fired, 980 attempts, .
81 EF FNDP 325/1464 0/5 Szymanski-PT-b02-CTLFireability-07 365459 t fired, 2313 attempts, .
82 EF STEQ 325/1464 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
83 EF EXCL 105/669 1/32 Szymanski-PT-b02-CTLFireability-07 120075 m, 1178 m/sec, 378172 t fired, .

Time elapsed: 356 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 3 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 3 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 110/1569 0/5 Szymanski-PT-b02-CTLFireability-13 128158 t fired, 1029 attempts, .
81 EF FNDP 330/1459 0/5 Szymanski-PT-b02-CTLFireability-07 371116 t fired, 2337 attempts, .
82 EF STEQ 330/1459 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
83 EF EXCL 110/669 1/32 Szymanski-PT-b02-CTLFireability-07 125942 m, 1173 m/sec, 400861 t fired, .

Time elapsed: 361 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 3 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 3 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 115/1564 0/5 Szymanski-PT-b02-CTLFireability-13 133939 t fired, 1059 attempts, .
81 EF FNDP 335/1454 0/5 Szymanski-PT-b02-CTLFireability-07 376697 t fired, 2381 attempts, .
82 EF STEQ 335/1454 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
83 EF EXCL 115/669 1/32 Szymanski-PT-b02-CTLFireability-07 131528 m, 1117 m/sec, 422634 t fired, .

Time elapsed: 366 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 3 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 3 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 120/1559 0/5 Szymanski-PT-b02-CTLFireability-13 139744 t fired, 1093 attempts, .
81 EF FNDP 340/1449 0/5 Szymanski-PT-b02-CTLFireability-07 382334 t fired, 2415 attempts, .
82 EF STEQ 340/1449 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
83 EF EXCL 120/669 1/32 Szymanski-PT-b02-CTLFireability-07 137195 m, 1133 m/sec, 450739 t fired, .

Time elapsed: 371 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 3 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 3 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 125/1554 0/5 Szymanski-PT-b02-CTLFireability-13 145489 t fired, 1129 attempts, .
81 EF FNDP 345/1444 0/5 Szymanski-PT-b02-CTLFireability-07 387984 t fired, 2449 attempts, .
82 EF STEQ 345/1444 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
83 EF EXCL 125/669 1/32 Szymanski-PT-b02-CTLFireability-07 142826 m, 1126 m/sec, 486843 t fired, .

Time elapsed: 376 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 3 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 3 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 130/1549 0/5 Szymanski-PT-b02-CTLFireability-13 151272 t fired, 1161 attempts, .
81 EF FNDP 350/1439 0/5 Szymanski-PT-b02-CTLFireability-07 393638 t fired, 2486 attempts, .
82 EF STEQ 350/1439 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
83 EF EXCL 130/669 1/32 Szymanski-PT-b02-CTLFireability-07 148379 m, 1110 m/sec, 564558 t fired, .

Time elapsed: 381 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 3 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 3 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 135/1544 0/5 Szymanski-PT-b02-CTLFireability-13 156983 t fired, 1210 attempts, .
81 EF FNDP 355/1434 0/5 Szymanski-PT-b02-CTLFireability-07 399286 t fired, 2521 attempts, .
82 EF STEQ 355/1434 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
83 EF EXCL 135/669 1/32 Szymanski-PT-b02-CTLFireability-07 154145 m, 1153 m/sec, 583848 t fired, .

Time elapsed: 386 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 3 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 3 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 140/1539 0/5 Szymanski-PT-b02-CTLFireability-13 162666 t fired, 1256 attempts, .
81 EF FNDP 360/1429 0/5 Szymanski-PT-b02-CTLFireability-07 404904 t fired, 2550 attempts, .
82 EF STEQ 360/1429 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
83 EF EXCL 140/669 1/32 Szymanski-PT-b02-CTLFireability-07 160177 m, 1206 m/sec, 608435 t fired, .

Time elapsed: 391 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 3 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 3 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 145/1534 0/5 Szymanski-PT-b02-CTLFireability-13 168388 t fired, 1298 attempts, .
81 EF FNDP 365/1424 0/5 Szymanski-PT-b02-CTLFireability-07 410543 t fired, 2586 attempts, .
82 EF STEQ 365/1424 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
83 EF EXCL 145/669 1/32 Szymanski-PT-b02-CTLFireability-07 165961 m, 1156 m/sec, 629336 t fired, .

Time elapsed: 396 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 3 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 3 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 150/1529 0/5 Szymanski-PT-b02-CTLFireability-13 174105 t fired, 1341 attempts, .
81 EF FNDP 370/1419 0/5 Szymanski-PT-b02-CTLFireability-07 416166 t fired, 2621 attempts, .
82 EF STEQ 370/1419 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
83 EF EXCL 150/669 1/32 Szymanski-PT-b02-CTLFireability-07 171829 m, 1173 m/sec, 647772 t fired, .

Time elapsed: 401 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 3 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 3 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 155/1524 0/5 Szymanski-PT-b02-CTLFireability-13 179824 t fired, 1380 attempts, .
81 EF FNDP 375/1414 0/5 Szymanski-PT-b02-CTLFireability-07 421822 t fired, 2649 attempts, .
82 EF STEQ 375/1414 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
83 EF EXCL 155/669 1/32 Szymanski-PT-b02-CTLFireability-07 177101 m, 1054 m/sec, 666518 t fired, .

Time elapsed: 406 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 3 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 3 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 160/1519 0/5 Szymanski-PT-b02-CTLFireability-13 185554 t fired, 1412 attempts, .
81 EF FNDP 380/1409 0/5 Szymanski-PT-b02-CTLFireability-07 427446 t fired, 2683 attempts, .
82 EF STEQ 380/1409 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
83 EF EXCL 160/669 1/32 Szymanski-PT-b02-CTLFireability-07 182274 m, 1034 m/sec, 685464 t fired, .

Time elapsed: 411 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 3 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 3 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 165/1514 0/5 Szymanski-PT-b02-CTLFireability-13 191243 t fired, 1450 attempts, .
81 EF FNDP 385/1404 0/5 Szymanski-PT-b02-CTLFireability-07 433075 t fired, 2725 attempts, .
82 EF STEQ 385/1404 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
83 EF EXCL 165/669 1/32 Szymanski-PT-b02-CTLFireability-07 187319 m, 1009 m/sec, 704342 t fired, .

Time elapsed: 416 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 3 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 3 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 170/1509 0/5 Szymanski-PT-b02-CTLFireability-13 196981 t fired, 1499 attempts, .
81 EF FNDP 390/1399 0/5 Szymanski-PT-b02-CTLFireability-07 438683 t fired, 2760 attempts, .
82 EF STEQ 390/1399 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
83 EF EXCL 170/669 1/32 Szymanski-PT-b02-CTLFireability-07 192491 m, 1034 m/sec, 722377 t fired, .

Time elapsed: 421 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 3 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 3 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 176/1504 0/5 Szymanski-PT-b02-CTLFireability-13 202726 t fired, 1533 attempts, .
81 EF FNDP 396/1394 0/5 Szymanski-PT-b02-CTLFireability-07 444286 t fired, 2798 attempts, .
82 EF STEQ 396/1394 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
83 EF EXCL 176/669 1/32 Szymanski-PT-b02-CTLFireability-07 197600 m, 1021 m/sec, 740738 t fired, .

Time elapsed: 427 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 3 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 3 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 181/1498 0/5 Szymanski-PT-b02-CTLFireability-13 208493 t fired, 1561 attempts, .
81 EF FNDP 401/1388 0/5 Szymanski-PT-b02-CTLFireability-07 449907 t fired, 2827 attempts, .
82 EF STEQ 401/1388 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
83 EF EXCL 181/669 1/32 Szymanski-PT-b02-CTLFireability-07 202687 m, 1017 m/sec, 759980 t fired, .

Time elapsed: 432 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 3 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 3 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 186/1493 0/5 Szymanski-PT-b02-CTLFireability-13 214182 t fired, 1609 attempts, .
81 EF FNDP 406/1383 0/5 Szymanski-PT-b02-CTLFireability-07 455521 t fired, 2859 attempts, .
82 EF STEQ 406/1383 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
83 EF EXCL 186/669 1/32 Szymanski-PT-b02-CTLFireability-07 207799 m, 1022 m/sec, 779731 t fired, .

Time elapsed: 437 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-07: CONJ 0 2 3 0 2 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 3 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 191/1488 0/5 Szymanski-PT-b02-CTLFireability-13 219907 t fired, 1649 attempts, .
81 EF FNDP 411/1378 0/5 Szymanski-PT-b02-CTLFireability-07 461176 t fired, 2886 attempts, .
82 EF STEQ 411/1378 0/5 Szymanski-PT-b02-CTLFireability-07 sara is running.
83 EF EXCL 191/669 1/32 Szymanski-PT-b02-CTLFireability-07 212681 m, 976 m/sec, 797089 t fired, .

Time elapsed: 442 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
lola: FINISHED task # 83 (type EXCL) for Szymanski-PT-b02-CTLFireability-07
lola: result : true
lola: markings : 213006
lola: fired transitions : 798243
lola: time used : 191.000000
lola: memory pages used : 1
lola: CANCELED task # 81 (type FNDP) for Szymanski-PT-b02-CTLFireability-07 (obsolete)
lola: CANCELED task # 82 (type EQUN) for Szymanski-PT-b02-CTLFireability-07 (obsolete)
lola: LAUNCH task # 78 (type EXCL) for 63 Szymanski-PT-b02-CTLFireability-13
lola: time limit : 1052 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 76 (type EQUN) for 63 Szymanski-PT-b02-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 88 (type SRCH) for 63 Szymanski-PT-b02-CTLFireability-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 81 (type FNDP) for Szymanski-PT-b02-CTLFireability-07
lola: result : unknown
lola: fired transitions : 461573
lola: tried executions : 2888
lola: time used : 411.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 82 (type EQUN) for Szymanski-PT-b02-CTLFireability-07
lola: result : unknown
sara: try reading problem file /home/mcc/execution/CTLFireability-76.sara.
lola: FINISHED task # 88 (type SRCH) for Szymanski-PT-b02-CTLFireability-13
lola: result : unknown
lola: markings : 720
lola: fired transitions : 1249
lola: time used : 1.000000
lola: memory pages used : 1
sara: place or transition ordering is non-deterministic
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-07: CONJ false state space
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 0 3 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 196/3349 0/5 Szymanski-PT-b02-CTLFireability-13 225514 t fired, 1684 attempts, .
76 EF STEQ 5/3158 0/5 Szymanski-PT-b02-CTLFireability-13 sara is running.
78 EF EXCL 5/1052 1/32 Szymanski-PT-b02-CTLFireability-13 5572 m, 1114 m/sec, 10068 t fired, .

Time elapsed: 447 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-07: CONJ false state space
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 0 3 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 201/3349 0/5 Szymanski-PT-b02-CTLFireability-13 231255 t fired, 1729 attempts, .
76 EF STEQ 10/3158 0/5 Szymanski-PT-b02-CTLFireability-13 sara is running.
78 EF EXCL 10/1052 1/32 Szymanski-PT-b02-CTLFireability-13 11531 m, 1191 m/sec, 21925 t fired, .

Time elapsed: 452 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-07: CONJ false state space
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 0 3 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 206/3349 0/5 Szymanski-PT-b02-CTLFireability-13 236948 t fired, 1769 attempts, .
76 EF STEQ 15/3158 0/5 Szymanski-PT-b02-CTLFireability-13 sara is running.
78 EF EXCL 15/1052 1/32 Szymanski-PT-b02-CTLFireability-13 17416 m, 1177 m/sec, 32684 t fired, .

Time elapsed: 457 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-07: CONJ false state space
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 0 3 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 211/3349 0/5 Szymanski-PT-b02-CTLFireability-13 242610 t fired, 1814 attempts, .
76 EF STEQ 20/3158 0/5 Szymanski-PT-b02-CTLFireability-13 sara is running.
78 EF EXCL 20/1052 1/32 Szymanski-PT-b02-CTLFireability-13 23261 m, 1169 m/sec, 45523 t fired, .

Time elapsed: 462 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-07: CONJ false state space
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 0 3 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 216/3349 0/5 Szymanski-PT-b02-CTLFireability-13 248314 t fired, 1863 attempts, .
76 EF STEQ 25/3158 0/5 Szymanski-PT-b02-CTLFireability-13 sara is running.
78 EF EXCL 25/1052 1/32 Szymanski-PT-b02-CTLFireability-13 29104 m, 1168 m/sec, 60178 t fired, .

Time elapsed: 467 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-07: CONJ false state space
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 0 3 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 221/3349 0/5 Szymanski-PT-b02-CTLFireability-13 254061 t fired, 1899 attempts, .
76 EF STEQ 30/3158 0/5 Szymanski-PT-b02-CTLFireability-13 sara is running.
78 EF EXCL 30/1052 1/32 Szymanski-PT-b02-CTLFireability-13 34909 m, 1161 m/sec, 75758 t fired, .

Time elapsed: 472 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-07: CONJ false state space
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 0 3 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 226/3349 0/5 Szymanski-PT-b02-CTLFireability-13 259785 t fired, 1938 attempts, .
76 EF STEQ 35/3158 0/5 Szymanski-PT-b02-CTLFireability-13 sara is running.
78 EF EXCL 35/1052 1/32 Szymanski-PT-b02-CTLFireability-13 40673 m, 1152 m/sec, 93203 t fired, .

Time elapsed: 477 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-07: CONJ false state space
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 0 3 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 231/3349 0/5 Szymanski-PT-b02-CTLFireability-13 265514 t fired, 1974 attempts, .
76 EF STEQ 40/3158 0/5 Szymanski-PT-b02-CTLFireability-13 sara is running.
78 EF EXCL 40/1052 1/32 Szymanski-PT-b02-CTLFireability-13 46491 m, 1163 m/sec, 112268 t fired, .

Time elapsed: 482 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-07: CONJ false state space
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 0 3 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 236/3349 0/5 Szymanski-PT-b02-CTLFireability-13 271169 t fired, 2015 attempts, .
76 EF STEQ 45/3158 0/5 Szymanski-PT-b02-CTLFireability-13 sara is running.
78 EF EXCL 45/1052 1/32 Szymanski-PT-b02-CTLFireability-13 52218 m, 1145 m/sec, 130178 t fired, .

Time elapsed: 487 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-07: CONJ false state space
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 0 3 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 241/3349 0/5 Szymanski-PT-b02-CTLFireability-13 276907 t fired, 2049 attempts, .
76 EF STEQ 50/3158 0/5 Szymanski-PT-b02-CTLFireability-13 sara is running.
78 EF EXCL 50/1052 1/32 Szymanski-PT-b02-CTLFireability-13 57930 m, 1142 m/sec, 148842 t fired, .

Time elapsed: 492 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-07: CONJ false state space
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 0 3 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 246/3349 0/5 Szymanski-PT-b02-CTLFireability-13 282616 t fired, 2099 attempts, .
76 EF STEQ 55/3158 0/5 Szymanski-PT-b02-CTLFireability-13 sara is running.
78 EF EXCL 55/1052 1/32 Szymanski-PT-b02-CTLFireability-13 63563 m, 1126 m/sec, 168712 t fired, .

Time elapsed: 497 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-07: CONJ false state space
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 0 3 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 251/3349 0/5 Szymanski-PT-b02-CTLFireability-13 288353 t fired, 2132 attempts, .
76 EF STEQ 60/3158 0/5 Szymanski-PT-b02-CTLFireability-13 sara is running.
78 EF EXCL 60/1052 1/32 Szymanski-PT-b02-CTLFireability-13 69111 m, 1109 m/sec, 188152 t fired, .

Time elapsed: 502 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-07: CONJ false state space
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 0 3 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 256/3349 0/5 Szymanski-PT-b02-CTLFireability-13 294098 t fired, 2163 attempts, .
76 EF STEQ 65/3158 0/5 Szymanski-PT-b02-CTLFireability-13 sara is running.
78 EF EXCL 65/1052 1/32 Szymanski-PT-b02-CTLFireability-13 74599 m, 1097 m/sec, 206325 t fired, .

Time elapsed: 507 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-07: CONJ false state space
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 0 3 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 261/3349 0/5 Szymanski-PT-b02-CTLFireability-13 299807 t fired, 2204 attempts, .
76 EF STEQ 70/3158 0/5 Szymanski-PT-b02-CTLFireability-13 sara is running.
78 EF EXCL 70/1052 1/32 Szymanski-PT-b02-CTLFireability-13 80015 m, 1083 m/sec, 225719 t fired, .

Time elapsed: 512 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-07: CONJ false state space
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 0 3 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 266/3349 0/5 Szymanski-PT-b02-CTLFireability-13 305578 t fired, 2239 attempts, .
76 EF STEQ 75/3158 0/5 Szymanski-PT-b02-CTLFireability-13 sara is running.
78 EF EXCL 75/1052 1/32 Szymanski-PT-b02-CTLFireability-13 85531 m, 1103 m/sec, 244538 t fired, .

Time elapsed: 517 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-07: CONJ false state space
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 0 3 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 271/3349 0/5 Szymanski-PT-b02-CTLFireability-13 311276 t fired, 2282 attempts, .
76 EF STEQ 80/3158 0/5 Szymanski-PT-b02-CTLFireability-13 sara is running.
78 EF EXCL 80/1052 1/32 Szymanski-PT-b02-CTLFireability-13 91120 m, 1117 m/sec, 262646 t fired, .

Time elapsed: 522 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-07: CONJ false state space
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 0 3 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 276/3349 0/5 Szymanski-PT-b02-CTLFireability-13 317023 t fired, 2319 attempts, .
76 EF STEQ 85/3158 0/5 Szymanski-PT-b02-CTLFireability-13 sara is running.
78 EF EXCL 85/1052 1/32 Szymanski-PT-b02-CTLFireability-13 96767 m, 1129 m/sec, 282083 t fired, .

Time elapsed: 527 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-07: CONJ false state space
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 0 3 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 281/3349 0/5 Szymanski-PT-b02-CTLFireability-13 322785 t fired, 2358 attempts, .
76 EF STEQ 90/3158 0/5 Szymanski-PT-b02-CTLFireability-13 sara is running.
78 EF EXCL 90/1052 1/32 Szymanski-PT-b02-CTLFireability-13 102434 m, 1133 m/sec, 301362 t fired, .

Time elapsed: 532 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-07: CONJ false state space
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 0 3 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 286/3349 0/5 Szymanski-PT-b02-CTLFireability-13 328524 t fired, 2400 attempts, .
76 EF STEQ 95/3158 0/5 Szymanski-PT-b02-CTLFireability-13 sara is running.
78 EF EXCL 95/1052 1/32 Szymanski-PT-b02-CTLFireability-13 108076 m, 1128 m/sec, 321559 t fired, .

Time elapsed: 537 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-07: CONJ false state space
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 0 3 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 291/3349 0/5 Szymanski-PT-b02-CTLFireability-13 334278 t fired, 2440 attempts, .
76 EF STEQ 100/3158 0/5 Szymanski-PT-b02-CTLFireability-13 sara is running.
78 EF EXCL 100/1052 1/32 Szymanski-PT-b02-CTLFireability-13 113893 m, 1163 m/sec, 342506 t fired, .

Time elapsed: 542 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-07: CONJ false state space
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 0 3 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 296/3349 0/5 Szymanski-PT-b02-CTLFireability-13 340019 t fired, 2477 attempts, .
76 EF STEQ 105/3158 0/5 Szymanski-PT-b02-CTLFireability-13 sara is running.
78 EF EXCL 105/1052 1/32 Szymanski-PT-b02-CTLFireability-13 119494 m, 1120 m/sec, 363503 t fired, .

Time elapsed: 547 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-07: CONJ false state space
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 0 3 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 301/3349 0/5 Szymanski-PT-b02-CTLFireability-13 345711 t fired, 2515 attempts, .
76 EF STEQ 110/3158 0/5 Szymanski-PT-b02-CTLFireability-13 sara is running.
78 EF EXCL 110/1052 1/32 Szymanski-PT-b02-CTLFireability-13 125242 m, 1149 m/sec, 385689 t fired, .

Time elapsed: 552 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-07: CONJ false state space
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 0 3 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 306/3349 0/5 Szymanski-PT-b02-CTLFireability-13 351411 t fired, 2559 attempts, .
76 EF STEQ 115/3158 0/5 Szymanski-PT-b02-CTLFireability-13 sara is running.
78 EF EXCL 115/1052 1/32 Szymanski-PT-b02-CTLFireability-13 131006 m, 1152 m/sec, 409308 t fired, .

Time elapsed: 557 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-07: CONJ false state space
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 0 3 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 311/3349 0/5 Szymanski-PT-b02-CTLFireability-13 357181 t fired, 2583 attempts, .
76 EF STEQ 120/3158 0/5 Szymanski-PT-b02-CTLFireability-13 sara is running.
78 EF EXCL 120/1052 1/32 Szymanski-PT-b02-CTLFireability-13 136761 m, 1151 m/sec, 434001 t fired, .

Time elapsed: 562 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-07: CONJ false state space
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 0 3 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 316/3349 0/5 Szymanski-PT-b02-CTLFireability-13 362897 t fired, 2625 attempts, .
76 EF STEQ 125/3158 0/5 Szymanski-PT-b02-CTLFireability-13 sara is running.
78 EF EXCL 125/1052 1/32 Szymanski-PT-b02-CTLFireability-13 142463 m, 1140 m/sec, 470830 t fired, .

Time elapsed: 567 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-07: CONJ false state space
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 0 3 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 321/3349 0/5 Szymanski-PT-b02-CTLFireability-13 368634 t fired, 2659 attempts, .
76 EF STEQ 130/3158 0/5 Szymanski-PT-b02-CTLFireability-13 sara is running.
78 EF EXCL 130/1052 1/32 Szymanski-PT-b02-CTLFireability-13 148042 m, 1115 m/sec, 557908 t fired, .

Time elapsed: 572 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-07: CONJ false state space
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 0 3 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 326/3349 0/5 Szymanski-PT-b02-CTLFireability-13 374380 t fired, 2699 attempts, .
76 EF STEQ 135/3158 0/5 Szymanski-PT-b02-CTLFireability-13 sara is running.
78 EF EXCL 135/1052 1/32 Szymanski-PT-b02-CTLFireability-13 153793 m, 1150 m/sec, 578551 t fired, .

Time elapsed: 577 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-07: CONJ false state space
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 0 3 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 331/3349 0/5 Szymanski-PT-b02-CTLFireability-13 380100 t fired, 2734 attempts, .
76 EF STEQ 140/3158 0/5 Szymanski-PT-b02-CTLFireability-13 sara is running.
78 EF EXCL 140/1052 1/32 Szymanski-PT-b02-CTLFireability-13 159977 m, 1236 m/sec, 603345 t fired, .

Time elapsed: 582 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-07: CONJ false state space
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 0 3 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 336/3349 0/5 Szymanski-PT-b02-CTLFireability-13 385816 t fired, 2773 attempts, .
76 EF STEQ 145/3158 0/5 Szymanski-PT-b02-CTLFireability-13 sara is running.
78 EF EXCL 145/1052 1/32 Szymanski-PT-b02-CTLFireability-13 165782 m, 1161 m/sec, 624245 t fired, .

Time elapsed: 587 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-07: CONJ false state space
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 0 3 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 341/3349 0/5 Szymanski-PT-b02-CTLFireability-13 391498 t fired, 2812 attempts, .
76 EF STEQ 150/3158 0/5 Szymanski-PT-b02-CTLFireability-13 sara is running.
78 EF EXCL 150/1052 1/32 Szymanski-PT-b02-CTLFireability-13 171658 m, 1175 m/sec, 642772 t fired, .

Time elapsed: 592 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-07: CONJ false state space
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 0 3 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 346/3349 0/5 Szymanski-PT-b02-CTLFireability-13 397198 t fired, 2848 attempts, .
76 EF STEQ 155/3158 0/5 Szymanski-PT-b02-CTLFireability-13 sara is running.
78 EF EXCL 155/1052 1/32 Szymanski-PT-b02-CTLFireability-13 176855 m, 1039 m/sec, 661197 t fired, .

Time elapsed: 597 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 16
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-07: CONJ false state space
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 1 0 0 1 0 0 0
Szymanski-PT-b02-CTLFireability-08: DISJ 0 1 0 0 7 0 0 0
Szymanski-PT-b02-CTLFireability-13: EF 0 0 3 0 2 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
75 EF FNDP 351/3349 0/5 Szymanski-PT-b02-CTLFireability-13 402817 t fired, 2883 attempts, .
76 EF STEQ 160/3158 0/5 Szymanski-PT-b02-CTLFireability-13 sara is running.
78 EF EXCL 160/1052 1/32 Szymanski-PT-b02-CTLFireability-13 182019 m, 1032 m/sec, 680332 t fired, .

Time elapsed: 602 secs. Pages in use: 2
# running tasks: 3 of 4 Visible: 16
lola: FINISHED task # 78 (type EXCL) for Szymanski-PT-b02-CTLFireability-13
lola: result : true
lola: markings : 183386
lola: fired transitions : 685248
lola: time used : 161.000000
lola: memory pages used : 1
lola: CANCELED task # 75 (type FNDP) for Szymanski-PT-b02-CTLFireability-13 (obsolete)
lola: CANCELED task # 76 (type EQUN) for Szymanski-PT-b02-CTLFireability-13 (obsolete)
lola: LAUNCH task # 74 (type EXCL) for 32 Szymanski-PT-b02-CTLFireability-08
lola: time limit : 1498 sec
lola: memory limit: 32 pages
lola: FINISHED task # 75 (type FNDP) for Szymanski-PT-b02-CTLFireability-13
lola: result : unknown
lola: fired transitions : 404375
lola: tried executions : 2896
lola: time used : 352.000000
lola: memory pages used : 0
lola: FINISHED task # 76 (type EQUN) for Szymanski-PT-b02-CTLFireability-13
lola: result : unknown
lola: FINISHED task # 74 (type EXCL) for Szymanski-PT-b02-CTLFireability-08
lola: result : false
lola: markings : 28
lola: fired transitions : 28
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 16 (type EXCL) for 15 Szymanski-PT-b02-CTLFireability-05
lola: time limit : 2997 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-07: CONJ false state space
Szymanski-PT-b02-CTLFireability-08: DISJ true LTL model checker
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-13: EF true state space
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
Szymanski-PT-b02-CTLFireability-05: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
16 CTL EXCL 4/2997 1/32 Szymanski-PT-b02-CTLFireability-05 114029 m, 22805 m/sec, 711373 t fired, .

Time elapsed: 607 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 16
lola: FINISHED task # 16 (type EXCL) for Szymanski-PT-b02-CTLFireability-05
lola: result : false
lola: markings : 247950
lola: fired transitions : 1743855
lola: time used : 8.000000
lola: memory pages used : 2
lola: Portfolio finished: no open formulas

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
Szymanski-PT-b02-CTLFireability-00: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-01: INITIAL false preprocessing
Szymanski-PT-b02-CTLFireability-02: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-03: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-04: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-05: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-06: DISJ true state space /EXEG
Szymanski-PT-b02-CTLFireability-07: CONJ false state space
Szymanski-PT-b02-CTLFireability-08: DISJ true LTL model checker
Szymanski-PT-b02-CTLFireability-09: CONJ false state space
Szymanski-PT-b02-CTLFireability-10: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-11: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-12: CTL true CTL model checker
Szymanski-PT-b02-CTLFireability-13: EF true state space
Szymanski-PT-b02-CTLFireability-14: CTL false CTL model checker
Szymanski-PT-b02-CTLFireability-15: CTL true CTL model checker


Time elapsed: 611 secs. Pages in use: 2

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="Szymanski-PT-b02"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lola"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lola"
echo " Input is Szymanski-PT-b02, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r486-tall-167912701200450"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/Szymanski-PT-b02.tgz
mv Szymanski-PT-b02 execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;