Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r460-smll-167912652200439.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.....................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool smpt
Input is StigmergyCommit-PT-04b, examination is ReachabilityFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r460-smll-167912652200439
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 1.1M
-rw-r--r-- 1 mcc users 6.5K Feb 26 10:53 CTLCardinality.txt
-rw-r--r-- 1 mcc users 68K Feb 26 10:53 CTLCardinality.xml
-rw-r--r-- 1 mcc users 4.4K Feb 26 10:53 CTLFireability.txt
-rw-r--r-- 1 mcc users 35K Feb 26 10:53 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.8K Feb 25 17:11 LTLCardinality.txt
-rw-r--r-- 1 mcc users 24K Feb 25 17:11 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Feb 25 17:11 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 17:11 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Feb 26 10:54 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 138K Feb 26 10:54 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.6K Feb 26 10:54 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 61K Feb 26 10:54 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 17:11 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 17:11 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 627K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME StigmergyCommit-PT-04b-ReachabilityFireability-00
FORMULA_NAME StigmergyCommit-PT-04b-ReachabilityFireability-01
FORMULA_NAME StigmergyCommit-PT-04b-ReachabilityFireability-02
FORMULA_NAME StigmergyCommit-PT-04b-ReachabilityFireability-03
FORMULA_NAME StigmergyCommit-PT-04b-ReachabilityFireability-04
FORMULA_NAME StigmergyCommit-PT-04b-ReachabilityFireability-05
FORMULA_NAME StigmergyCommit-PT-04b-ReachabilityFireability-06
FORMULA_NAME StigmergyCommit-PT-04b-ReachabilityFireability-07
FORMULA_NAME StigmergyCommit-PT-04b-ReachabilityFireability-08
FORMULA_NAME StigmergyCommit-PT-04b-ReachabilityFireability-09
FORMULA_NAME StigmergyCommit-PT-04b-ReachabilityFireability-10
FORMULA_NAME StigmergyCommit-PT-04b-ReachabilityFireability-11
FORMULA_NAME StigmergyCommit-PT-04b-ReachabilityFireability-12
FORMULA_NAME StigmergyCommit-PT-04b-ReachabilityFireability-13
FORMULA_NAME StigmergyCommit-PT-04b-ReachabilityFireability-14
FORMULA_NAME StigmergyCommit-PT-04b-ReachabilityFireability-15

=== Now, execution of the tool begins

BK_START 1679246100855

# Hello

FORMULA StigmergyCommit-PT-04b-ReachabilityFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING WALK

FORMULA StigmergyCommit-PT-04b-ReachabilityFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION IMPLICIT SAT_SMT STATE_EQUATION

FORMULA StigmergyCommit-PT-04b-ReachabilityFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION IMPLICIT SAT_SMT STATE_EQUATION

FORMULA StigmergyCommit-PT-04b-ReachabilityFireability-05 TRUE TECHNIQUES DUPLICATE

FORMULA StigmergyCommit-PT-04b-ReachabilityFireability-06 TRUE TECHNIQUES DUPLICATE

FORMULA StigmergyCommit-PT-04b-ReachabilityFireability-04 TRUE TECHNIQUES COLLATERAL_PROCESSING WALK STRUCTURAL_REDUCTION PROJECTION

FORMULA StigmergyCommit-PT-04b-ReachabilityFireability-07 TRUE TECHNIQUES COLLATERAL_PROCESSING WALK

FORMULA StigmergyCommit-PT-04b-ReachabilityFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING WALK STRUCTURAL_REDUCTION PROJECTION

FORMULA StigmergyCommit-PT-04b-ReachabilityFireability-09 FALSE TECHNIQUES COLLATERAL_PROCESSING WALK STRUCTURAL_REDUCTION PROJECTION

FORMULA StigmergyCommit-PT-04b-ReachabilityFireability-12 FALSE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION IMPLICIT SAT_SMT STATE_EQUATION

FORMULA StigmergyCommit-PT-04b-ReachabilityFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING WALK STRUCTURAL_REDUCTION PROJECTION

FORMULA StigmergyCommit-PT-04b-ReachabilityFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING WALK PARIKH

FORMULA StigmergyCommit-PT-04b-ReachabilityFireability-10 TRUE TECHNIQUES COLLATERAL_PROCESSING WALK STRUCTURAL_REDUCTION PROJECTION PARIKH

FORMULA StigmergyCommit-PT-04b-ReachabilityFireability-11 TRUE TECHNIQUES COLLATERAL_PROCESSING STRUCTURAL_REDUCTION IMPLICIT SAT_SMT NET_UNFOLDING BMC

FORMULA StigmergyCommit-PT-04b-ReachabilityFireability-14 TRUE TECHNIQUES COLLATERAL_PROCESSING WALK PARIKH

FORMULA StigmergyCommit-PT-04b-ReachabilityFireability-15 FALSE TECHNIQUES COLLATERAL_PROCESSING WALK PARIKH
# Bye bye

BK_STOP 1679246126877

--------------------
content from stderr:

Reachability True
Host mcc2023
Colored False

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="StigmergyCommit-PT-04b"
export BK_EXAMINATION="ReachabilityFireability"
export BK_TOOL="smpt"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool smpt"
echo " Input is StigmergyCommit-PT-04b, examination is ReachabilityFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r460-smll-167912652200439"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/StigmergyCommit-PT-04b.tgz
mv StigmergyCommit-PT-04b execution
cd execution
if [ "ReachabilityFireability" = "ReachabilityDeadlock" ] || [ "ReachabilityFireability" = "UpperBounds" ] || [ "ReachabilityFireability" = "QuasiLiveness" ] || [ "ReachabilityFireability" = "StableMarking" ] || [ "ReachabilityFireability" = "Liveness" ] || [ "ReachabilityFireability" = "OneSafe" ] || [ "ReachabilityFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityFireability" = "ReachabilityDeadlock" ] || [ "ReachabilityFireability" = "QuasiLiveness" ] || [ "ReachabilityFireability" = "StableMarking" ] || [ "ReachabilityFireability" = "Liveness" ] || [ "ReachabilityFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;