Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r459-smll-167912650800150.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..........................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool smartxred
Input is SmallOperatingSystem-PT-MT8192DC4096, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r459-smll-167912650800150
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 492K
-rw-r--r-- 1 mcc users 11K Feb 25 12:49 CTLCardinality.txt
-rw-r--r-- 1 mcc users 97K Feb 25 12:49 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.6K Feb 25 12:48 CTLFireability.txt
-rw-r--r-- 1 mcc users 52K Feb 25 12:48 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.7K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.4K Feb 25 17:08 LTLCardinality.txt
-rw-r--r-- 1 mcc users 25K Feb 25 17:08 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.8K Feb 25 17:08 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 17:08 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Feb 25 12:49 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 94K Feb 25 12:49 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 12K Feb 25 12:49 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 87K Feb 25 12:49 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.1K Feb 25 17:08 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.1K Feb 25 17:08 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 13 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 8.1K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC4096-ReachabilityCardinality-00
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC4096-ReachabilityCardinality-01
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC4096-ReachabilityCardinality-02
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC4096-ReachabilityCardinality-03
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC4096-ReachabilityCardinality-04
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC4096-ReachabilityCardinality-05
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC4096-ReachabilityCardinality-06
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC4096-ReachabilityCardinality-07
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC4096-ReachabilityCardinality-08
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC4096-ReachabilityCardinality-09
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC4096-ReachabilityCardinality-10
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC4096-ReachabilityCardinality-11
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC4096-ReachabilityCardinality-12
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC4096-ReachabilityCardinality-13
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC4096-ReachabilityCardinality-14
FORMULA_NAME SmallOperatingSystem-PT-MT8192DC4096-ReachabilityCardinality-15

=== Now, execution of the tool begins

BK_START 1679256929782

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=smartxred
BK_EXAMINATION=ReachabilityCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=SmallOperatingSystem-PT-MT8192DC4096
Applying reductions before tool smart
Invoking reducer
Running Version 202303021504
[2023-03-19 20:15:32] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityCardinality, -timeout, 360, -rebuildPNML]
[2023-03-19 20:15:32] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-19 20:15:32] [INFO ] Load time of PNML (sax parser for PT used): 29 ms
[2023-03-19 20:15:32] [INFO ] Transformed 9 places.
[2023-03-19 20:15:32] [INFO ] Transformed 8 transitions.
[2023-03-19 20:15:32] [INFO ] Parsed PT model containing 9 places and 8 transitions and 27 arcs in 123 ms.
Parsed 16 properties from file /home/mcc/execution/ReachabilityCardinality.xml in 24 ms.
Working with output stream class java.io.PrintStream
FORMULA SmallOperatingSystem-PT-MT8192DC4096-ReachabilityCardinality-08 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Incomplete random walk after 12293 steps, including 2 resets, run finished after 29 ms. (steps per millisecond=423 ) properties (out of 15) seen :1
FORMULA SmallOperatingSystem-PT-MT8192DC4096-ReachabilityCardinality-09 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 213 ms. (steps per millisecond=46 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 290 ms. (steps per millisecond=34 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 145 ms. (steps per millisecond=68 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 116 ms. (steps per millisecond=86 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 211 ms. (steps per millisecond=47 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 91 ms. (steps per millisecond=109 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 119 ms. (steps per millisecond=84 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 49 ms. (steps per millisecond=204 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 67 ms. (steps per millisecond=149 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 73 ms. (steps per millisecond=137 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 71 ms. (steps per millisecond=140 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 106 ms. (steps per millisecond=94 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 82 ms. (steps per millisecond=121 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 114 ms. (steps per millisecond=87 ) properties (out of 14) seen :0
Interrupted probabilistic random walk after 162576 steps, run timeout after 3001 ms. (steps per millisecond=54 ) properties seen :{}
Probabilistic random walk after 162576 steps, saw 88705 distinct states, run finished after 3006 ms. (steps per millisecond=54 ) properties seen :0
Running SMT prover for 14 properties.
// Phase 1: matrix 8 rows 9 cols
[2023-03-19 20:15:37] [INFO ] Computed 4 place invariants in 5 ms
[2023-03-19 20:15:37] [INFO ] [Real]Absence check using 4 positive place invariants in 3 ms returned sat
[2023-03-19 20:15:37] [INFO ] After 27ms SMT Verify possible using state equation in real domain returned unsat :0 sat :3 real:11
[2023-03-19 20:15:37] [INFO ] After 41ms SMT Verify possible using trap constraints in real domain returned unsat :0 sat :3 real:11
Attempting to minimize the solution found.
Minimization took 16 ms.
[2023-03-19 20:15:37] [INFO ] After 291ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :2 real:12
[2023-03-19 20:15:37] [INFO ] [Nat]Absence check using 4 positive place invariants in 1 ms returned sat
[2023-03-19 20:15:37] [INFO ] After 41ms SMT Verify possible using state equation in natural domain returned unsat :2 sat :12
[2023-03-19 20:15:37] [INFO ] After 85ms SMT Verify possible using trap constraints in natural domain returned unsat :2 sat :12
Attempting to minimize the solution found.
Minimization took 40 ms.
[2023-03-19 20:15:37] [INFO ] After 222ms SMT Verify possible using all constraints in natural domain returned unsat :2 sat :12
FORMULA SmallOperatingSystem-PT-MT8192DC4096-ReachabilityCardinality-15 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA SmallOperatingSystem-PT-MT8192DC4096-ReachabilityCardinality-01 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
Fused 14 Parikh solutions to 12 different solutions.
FORMULA SmallOperatingSystem-PT-MT8192DC4096-ReachabilityCardinality-00 TRUE TECHNIQUES TOPOLOGICAL PARIKH_WALK
FORMULA SmallOperatingSystem-PT-MT8192DC4096-ReachabilityCardinality-12 FALSE TECHNIQUES TOPOLOGICAL PARIKH_WALK
FORMULA SmallOperatingSystem-PT-MT8192DC4096-ReachabilityCardinality-11 TRUE TECHNIQUES TOPOLOGICAL PARIKH_WALK
FORMULA SmallOperatingSystem-PT-MT8192DC4096-ReachabilityCardinality-10 FALSE TECHNIQUES TOPOLOGICAL PARIKH_WALK
FORMULA SmallOperatingSystem-PT-MT8192DC4096-ReachabilityCardinality-05 TRUE TECHNIQUES TOPOLOGICAL PARIKH_WALK
FORMULA SmallOperatingSystem-PT-MT8192DC4096-ReachabilityCardinality-03 FALSE TECHNIQUES TOPOLOGICAL PARIKH_WALK
FORMULA SmallOperatingSystem-PT-MT8192DC4096-ReachabilityCardinality-02 FALSE TECHNIQUES TOPOLOGICAL PARIKH_WALK
FORMULA SmallOperatingSystem-PT-MT8192DC4096-ReachabilityCardinality-04 FALSE TECHNIQUES TOPOLOGICAL PARIKH_WALK
FORMULA SmallOperatingSystem-PT-MT8192DC4096-ReachabilityCardinality-13 FALSE TECHNIQUES TOPOLOGICAL PARIKH_WALK
FORMULA SmallOperatingSystem-PT-MT8192DC4096-ReachabilityCardinality-06 TRUE TECHNIQUES TOPOLOGICAL PARIKH_WALK
FORMULA SmallOperatingSystem-PT-MT8192DC4096-ReachabilityCardinality-07 TRUE TECHNIQUES TOPOLOGICAL PARIKH_WALK
Finished Parikh walk after 29832 steps, including 1 resets, run visited all 1 properties in 29 ms. (steps per millisecond=1028 )
FORMULA SmallOperatingSystem-PT-MT8192DC4096-ReachabilityCardinality-14 FALSE TECHNIQUES TOPOLOGICAL PARIKH_WALK
Parikh walk visited 12 properties in 5606 ms.
All properties solved without resorting to model-checking.
Total runtime 11228 ms.
======================================================
========== this is Smart for the MCC'2018 ============
======================================================
Running SmallOperatingSystem (PT), instance MT8192DC4096
Examination ReachabilityCardinality
Parser /home/mcc/BenchKit/bin//../reducer/bin//../../smart/bin//parser/Cardinality.jar
Model checker /home/mcc/BenchKit/bin//../reducer/bin//../../smart/bin//rem_exec//smart

GOT IT HERE. BS
Petri model created: 9 places, 8 transitions, 27 arcs.
Final Score: 28.034
Took : 0 seconds
Reachability Cardinality file is: ReachabilityCardinality.xml
READY TO PARSE. BS
PROPERTY: SmallOperatingSystem-PT-MT8192DC4096-ReachabilityCardinality-00 (reachable & potential(( ( ( ( 2860 ) <= (tk(P2)) ) & ( ( ( ( ( (tk(P9)) <= ( 242 ) ) & ( (tk(P6)) <= ( 529 ) ) ) & (! ( ( ( ( (tk(P6)) <= ( 4841 ) ) & ( (tk(P2)) <= ( 2788 ) ) ) | ( ( (tk(P9)) <= (tk(P2)) ) | ( (tk(P5)) <= (tk(P8)) ) ) ) & ( (! ( ( 4326 ) <= (tk(P6)) )) & ( (tk(P1)) <= ( 4798 ) ) ) )) ) | ( (! ( ( ( ( ( 3274 ) <= (tk(P9)) ) | ( (tk(P7)) <= (tk(P5)) ) ) & ( (tk(P3)) <= ( 496 ) ) ) | ( ( 3852 ) <= (tk(P9)) ) )) & (! ( ( ( ( (tk(P4)) <= ( 4417 ) ) | ( (tk(P5)) <= ( 2705 ) ) ) | ( ( ( 3288 ) <= (tk(P5)) ) & ( (tk(P2)) <= (tk(P2)) ) ) ) & ( (! ( ( 6694 ) <= (tk(P8)) )) | ( (tk(P5)) <= (tk(P3)) ) ) )) ) ) | ( ( (tk(P4)) <= (tk(P4)) ) | ( ( (tk(P6)) <= (tk(P5)) ) & ( ( 2984 ) <= (tk(P9)) ) ) ) ) ) & (! ( (tk(P3)) <= (tk(P2)) )) )))
PROPERTY: SmallOperatingSystem-PT-MT8192DC4096-ReachabilityCardinality-01 (reachable & potential(( ( (tk(P8)) <= ( 1091 ) ) & (! ( (! ( ( ( (! ( (tk(P2)) <= (tk(P8)) )) & (! ( ( 6418 ) <= (tk(P1)) )) ) | ( (tk(P8)) <= (tk(P9)) ) ) | ( (tk(P3)) <= ( 7308 ) ) )) | ( ( ( ( ( ( ( (tk(P4)) <= ( 4067 ) ) & ( ( 5109 ) <= (tk(P1)) ) ) & ( ( ( 2977 ) <= (tk(P5)) ) & ( ( 3739 ) <= (tk(P8)) ) ) ) | ( ( ( ( 5891 ) <= (tk(P5)) ) | ( (tk(P6)) <= ( 5044 ) ) ) | ( (tk(P9)) <= ( 3052 ) ) ) ) | ( ( ( (tk(P1)) <= (tk(P7)) ) | ( ( ( 6941 ) <= (tk(P9)) ) & ( (tk(P8)) <= ( 862 ) ) ) ) | (! ( ( 7231 ) <= (tk(P2)) )) ) ) | ( (tk(P5)) <= (tk(P7)) ) ) | (! ( ( (tk(P5)) <= ( 7156 ) ) & ( (! ( (tk(P9)) <= ( 5602 ) )) | (! ( ( (tk(P1)) <= ( 3813 ) ) | ( (tk(P9)) <= ( 5201 ) ) )) ) )) ) )) )))
PROPERTY: SmallOperatingSystem-PT-MT8192DC4096-ReachabilityCardinality-02 (reachable &!potential( ( (tk(P8)) <= ( 7949 ) )))
PROPERTY: SmallOperatingSystem-PT-MT8192DC4096-ReachabilityCardinality-03 (reachable &!potential( ( ( 4241 ) <= (tk(P7)) )))
PROPERTY: SmallOperatingSystem-PT-MT8192DC4096-ReachabilityCardinality-04 (reachable &!potential( ( ( ( ( (! ( ( (! ( ( ( 6642 ) <= (tk(P8)) ) | ( ( 3029 ) <= (tk(P8)) ) )) & ( ( ( ( 1835 ) <= (tk(P8)) ) | ( ( 7090 ) <= (tk(P9)) ) ) | ( (tk(P4)) <= ( 2576 ) ) ) ) | ( ( ( ( ( 5477 ) <= (tk(P5)) ) | ( (tk(P9)) <= (tk(P6)) ) ) | ( (tk(P6)) <= (tk(P4)) ) ) | (! ( ( ( 3100 ) <= (tk(P5)) ) | ( ( 2808 ) <= (tk(P6)) ) )) ) )) | ( (tk(P4)) <= ( 1159 ) ) ) & ( (tk(P5)) <= (tk(P1)) ) ) | (! ( ( 1531 ) <= (tk(P9)) )) ) & (! ( ( ( ( ( ( 67 ) <= (tk(P4)) ) & ( ( ( 1173 ) <= (tk(P1)) ) | ( ( ( (tk(P1)) <= (tk(P3)) ) | ( ( 3485 ) <= (tk(P2)) ) ) | ( ( 49 ) <= (tk(P4)) ) ) ) ) & (! ( ( ( ( ( 4316 ) <= (tk(P5)) ) & ( ( 7301 ) <= (tk(P3)) ) ) | (! ( ( 6230 ) <= (tk(P6)) )) ) | (! ( (tk(P9)) <= (tk(P6)) )) )) ) | ( ( ( (! ( (tk(P3)) <= (tk(P5)) )) & (! ( (tk(P5)) <= ( 4174 ) )) ) & ( ( ( ( (tk(P2)) <= (tk(P1)) ) | ( ( 7484 ) <= (tk(P1)) ) ) | ( ( (tk(P8)) <= (tk(P9)) ) | ( (tk(P9)) <= (tk(P2)) ) ) ) & (! ( ( 7993 ) <= (tk(P6)) )) ) ) & ( (tk(P1)) <= ( 2863 ) ) ) ) & (! ( ( ( ( (tk(P9)) <= ( 46 ) ) & ( ( 904 ) <= (tk(P7)) ) ) | ( ( ( (tk(P9)) <= (tk(P4)) ) | ( (tk(P4)) <= (tk(P7)) ) ) | ( ( ( 7874 ) <= (tk(P1)) ) & ( (tk(P9)) <= ( 2058 ) ) ) ) ) & ( ( ( ( (tk(P3)) <= (tk(P6)) ) & ( (tk(P5)) <= (tk(P9)) ) ) | ( ( 7400 ) <= (tk(P9)) ) ) & ( ( ( ( 2233 ) <= (tk(P1)) ) | ( ( 679 ) <= (tk(P4)) ) ) & ( ( (tk(P9)) <= (tk(P3)) ) & ( ( 6254 ) <= (tk(P5)) ) ) ) ) )) )) )))
PROPERTY: SmallOperatingSystem-PT-MT8192DC4096-ReachabilityCardinality-05 (reachable & potential(( (tk(P7)) <= ( 1744 ) )))
PROPERTY: SmallOperatingSystem-PT-MT8192DC4096-ReachabilityCardinality-06 (reachable & potential(( ( ( ( ( (! ( ( 848 ) <= (tk(P3)) )) | ( (tk(P1)) <= (tk(P1)) ) ) | ( ( ( ( ( ( (tk(P7)) <= (tk(P8)) ) & ( (tk(P9)) <= ( 2899 ) ) ) & ( (tk(P4)) <= (tk(P7)) ) ) | ( ( 6604 ) <= (tk(P1)) ) ) | ( (! ( (tk(P5)) <= ( 5982 ) )) | (! ( ( (tk(P7)) <= (tk(P7)) ) & ( (tk(P2)) <= (tk(P1)) ) )) ) ) & ( ( 3665 ) <= (tk(P3)) ) ) ) & (! ( ( (tk(P9)) <= ( 630 ) ) | ( (! ( ( ( (tk(P4)) <= ( 7133 ) ) & ( (tk(P9)) <= ( 3194 ) ) ) & ( ( 6957 ) <= (tk(P4)) ) )) & ( ( 567 ) <= (tk(P2)) ) ) )) ) | ( ( (tk(P3)) <= ( 2487 ) ) | ( ( ( (! ( ( 5322 ) <= (tk(P3)) )) & ( ( ( ( (tk(P5)) <= (tk(P9)) ) | ( (tk(P2)) <= ( 1782 ) ) ) & ( ( (tk(P7)) <= (tk(P9)) ) & ( (tk(P4)) <= (tk(P7)) ) ) ) | ( ( ( 3481 ) <= (tk(P6)) ) & ( ( 4410 ) <= (tk(P7)) ) ) ) ) | ( (tk(P2)) <= ( 5560 ) ) ) & ( (tk(P3)) <= ( 1336 ) ) ) ) ) & ( ( ( ( (tk(P5)) <= ( 935 ) ) | ( ( ( ( ( ( (tk(P9)) <= (tk(P2)) ) | ( ( 2313 ) <= (tk(P7)) ) ) | ( ( (tk(P2)) <= (tk(P2)) ) | ( (tk(P2)) <= (tk(P6)) ) ) ) | ( (! ( (tk(P5)) <= (tk(P6)) )) | ( (tk(P4)) <= ( 749 ) ) ) ) & ( (tk(P8)) <= (tk(P6)) ) ) | ( ( ( (! ( ( 4430 ) <= (tk(P4)) )) & ( ( (tk(P4)) <= (tk(P1)) ) & ( ( 1868 ) <= (tk(P7)) ) ) ) & ( ( (tk(P3)) <= (tk(P3)) ) | (! ( (tk(P1)) <= (tk(P7)) )) ) ) & (! ( ( ( ( 1245 ) <= (tk(P3)) ) | ( (tk(P6)) <= ( 7764 ) ) ) & ( ( (tk(P3)) <= ( 5496 ) ) | ( ( 976 ) <= (tk(P3)) ) ) )) ) ) ) & ( (tk(P4)) <= (tk(P3)) ) ) & (! ( ( 209 ) <= (tk(P2)) )) ) )))
PROPERTY: SmallOperatingSystem-PT-MT8192DC4096-ReachabilityCardinality-07 (reachable & potential((! ( (tk(P6)) <= ( 7202 ) ))))
PROPERTY: SmallOperatingSystem-PT-MT8192DC4096-ReachabilityCardinality-08 (reachable &!potential( ( (tk(P7)) <= (tk(P7)) )))
PROPERTY: SmallOperatingSystem-PT-MT8192DC4096-ReachabilityCardinality-09 (reachable &!potential( ( ( 3552 ) <= (tk(P3)) )))
PROPERTY: SmallOperatingSystem-PT-MT8192DC4096-ReachabilityCardinality-10 (reachable &!potential( ( ( 6139 ) <= (tk(P7)) )))
PROPERTY: SmallOperatingSystem-PT-MT8192DC4096-ReachabilityCardinality-11 (reachable & potential(( (tk(P7)) <= ( 5802 ) )))
PROPERTY: SmallOperatingSystem-PT-MT8192DC4096-ReachabilityCardinality-12 (reachable &!potential( ( ( 4455 ) <= (tk(P7)) )))
PROPERTY: SmallOperatingSystem-PT-MT8192DC4096-ReachabilityCardinality-13 (reachable &!potential( (! ( ( ( ( 7774 ) <= (tk(P1)) ) & (! ( ( ( ( ( ( ( 4587 ) <= (tk(P9)) ) | ( ( 5314 ) <= (tk(P7)) ) ) | (! ( ( 2727 ) <= (tk(P3)) )) ) & ( (! ( ( 1406 ) <= (tk(P2)) )) & (! ( (tk(P6)) <= ( 1680 ) )) ) ) | ( (tk(P9)) <= (tk(P2)) ) ) | ( ( ( (tk(P7)) <= ( 209 ) ) & ( (! ( (tk(P1)) <= (tk(P6)) )) & ( ( ( 2147 ) <= (tk(P3)) ) | ( (tk(P6)) <= (tk(P5)) ) ) ) ) & (! ( (tk(P6)) <= (tk(P6)) )) ) )) ) & ( (tk(P3)) <= ( 7329 ) ) ))))
PROPERTY: SmallOperatingSystem-PT-MT8192DC4096-ReachabilityCardinality-14 (reachable &!potential( ( ( (tk(P5)) <= ( 2541 ) ) | ( (tk(P4)) <= (tk(P6)) ) )))
PROPERTY: SmallOperatingSystem-PT-MT8192DC4096-ReachabilityCardinality-15 (reachable & potential(( ( (! ( (tk(P3)) <= (tk(P4)) )) & (! ( ( ( ( ( (tk(P3)) <= (tk(P1)) ) & ( (tk(P7)) <= (tk(P1)) ) ) & ( ( 6279 ) <= (tk(P4)) ) ) | ( (! ( ( 4598 ) <= (tk(P7)) )) & ( ( ( 5847 ) <= (tk(P1)) ) & ( (tk(P4)) <= ( 4022 ) ) ) ) ) & ( ( ( ( ( 2805 ) <= (tk(P7)) ) & ( (tk(P6)) <= (tk(P5)) ) ) | ( (tk(P3)) <= (tk(P8)) ) ) | (! ( ( (tk(P6)) <= ( 2733 ) ) & ( ( 7259 ) <= (tk(P6)) ) )) ) )) ) & (! ( (! ( ( (! ( (tk(P6)) <= ( 4121 ) )) | ( ( 1346 ) <= (tk(P4)) ) ) | ( (! ( ( ( (tk(P7)) <= (tk(P4)) ) | ( (tk(P4)) <= (tk(P8)) ) ) | ( ( (tk(P6)) <= ( 4724 ) ) & ( (tk(P5)) <= ( 716 ) ) ) )) | ( ( ( ( (tk(P3)) <= (tk(P1)) ) | ( ( 5902 ) <= (tk(P1)) ) ) & ( (tk(P2)) <= (tk(P9)) ) ) & ( ( ( (tk(P6)) <= (tk(P6)) ) & ( (tk(P8)) <= ( 6288 ) ) ) | ( ( ( 612 ) <= (tk(P4)) ) & ( (tk(P3)) <= ( 3497 ) ) ) ) ) ) )) | ( ( 2930 ) <= (tk(P1)) ) )) )))

BK_STOP 1679258115903

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination ReachabilityCardinality -timeout 360 -rebuildPNML
/home/mcc/BenchKit/bin//../reducer/bin//../../smart/bin//smart.sh: line 116: 498 Killed ${SMART}/smart ${INPUT_SM}

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SmallOperatingSystem-PT-MT8192DC4096"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="smartxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool smartxred"
echo " Input is SmallOperatingSystem-PT-MT8192DC4096, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r459-smll-167912650800150"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/SmallOperatingSystem-PT-MT8192DC4096.tgz
mv SmallOperatingSystem-PT-MT8192DC4096 execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;