fond
Model Checking Contest 2023
13th edition, Paris, France, April 26, 2023 (at TOOLympics II)
Execution of r459-smll-167912650800134
Last Updated
May 14, 2023

About the Execution of Smart+red for SmallOperatingSystem-PT-MT4096DC2048

Execution Summary
Max Memory
Used (MB)
Time wait (ms) CPU Usage (ms) I/O Wait (ms) Computed Result Execution
Status
16218.735 1207417.00 1144094.00 16341.90 FTTTFFTFFTTTFFTF normal

Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r459-smll-167912650800134.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool smartxred
Input is SmallOperatingSystem-PT-MT4096DC2048, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r459-smll-167912650800134
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 448K
-rw-r--r-- 1 mcc users 8.6K Feb 25 12:48 CTLCardinality.txt
-rw-r--r-- 1 mcc users 75K Feb 25 12:48 CTLCardinality.xml
-rw-r--r-- 1 mcc users 7.3K Feb 25 12:48 CTLFireability.txt
-rw-r--r-- 1 mcc users 60K Feb 25 12:48 CTLFireability.xml
-rw-r--r-- 1 mcc users 4.2K Jan 29 11:41 GenericPropertiesDefinition.xml
-rw-r--r-- 1 mcc users 6.7K Jan 29 11:41 GenericPropertiesVerdict.xml
-rw-r--r-- 1 mcc users 4.5K Feb 25 17:08 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Feb 25 17:08 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.7K Feb 25 17:08 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 17:08 LTLFireability.xml
-rw-r--r-- 1 mcc users 13K Feb 25 12:49 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 105K Feb 25 12:49 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.5K Feb 25 12:49 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 50K Feb 25 12:49 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 2.0K Feb 25 17:08 UpperBounds.txt
-rw-r--r-- 1 mcc users 4.1K Feb 25 17:08 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 13 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 8.1K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-00
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-01
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-02
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-03
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-04
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-05
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-06
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-07
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-08
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-09
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-10
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-11
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-12
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-13
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-14
FORMULA_NAME SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-15

=== Now, execution of the tool begins

BK_START 1679253222905

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=smartxred
BK_EXAMINATION=ReachabilityCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=SmallOperatingSystem-PT-MT4096DC2048
Applying reductions before tool smart
Invoking reducer
Running Version 202303021504
[2023-03-19 19:13:46] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityCardinality, -timeout, 360, -rebuildPNML]
[2023-03-19 19:13:46] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-19 19:13:46] [INFO ] Load time of PNML (sax parser for PT used): 138 ms
[2023-03-19 19:13:46] [INFO ] Transformed 9 places.
[2023-03-19 19:13:46] [INFO ] Transformed 8 transitions.
[2023-03-19 19:13:46] [INFO ] Parsed PT model containing 9 places and 8 transitions and 27 arcs in 269 ms.
Parsed 16 properties from file /home/mcc/execution/ReachabilityCardinality.xml in 38 ms.
Working with output stream class java.io.PrintStream
Incomplete random walk after 10247 steps, including 2 resets, run finished after 40 ms. (steps per millisecond=256 ) properties (out of 16) seen :2
FORMULA SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-15 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-06 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 583 ms. (steps per millisecond=17 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 125 ms. (steps per millisecond=80 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 78 ms. (steps per millisecond=128 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 121 ms. (steps per millisecond=82 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 78 ms. (steps per millisecond=128 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 55 ms. (steps per millisecond=181 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 74 ms. (steps per millisecond=135 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 65 ms. (steps per millisecond=153 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 152 ms. (steps per millisecond=65 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 115 ms. (steps per millisecond=86 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 64 ms. (steps per millisecond=156 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 62 ms. (steps per millisecond=161 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 72 ms. (steps per millisecond=138 ) properties (out of 14) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 129 ms. (steps per millisecond=77 ) properties (out of 14) seen :0
Running SMT prover for 14 properties.
// Phase 1: matrix 8 rows 9 cols
[2023-03-19 19:13:48] [INFO ] Computed 4 place invariants in 4 ms
[2023-03-19 19:13:48] [INFO ] [Real]Absence check using 4 positive place invariants in 4 ms returned sat
[2023-03-19 19:13:48] [INFO ] After 328ms SMT Verify possible using all constraints in real domain returned unsat :4 sat :0 real:10
[2023-03-19 19:13:48] [INFO ] [Nat]Absence check using 4 positive place invariants in 2 ms returned sat
[2023-03-19 19:13:48] [INFO ] After 52ms SMT Verify possible using state equation in natural domain returned unsat :5 sat :9
[2023-03-19 19:13:48] [INFO ] After 91ms SMT Verify possible using trap constraints in natural domain returned unsat :5 sat :9
Attempting to minimize the solution found.
Minimization took 35 ms.
[2023-03-19 19:13:48] [INFO ] After 213ms SMT Verify possible using all constraints in natural domain returned unsat :5 sat :9
FORMULA SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-14 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-13 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-11 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-10 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-00 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
Fused 14 Parikh solutions to 9 different solutions.
FORMULA SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-07 FALSE TECHNIQUES TOPOLOGICAL PARIKH_WALK
FORMULA SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-05 FALSE TECHNIQUES TOPOLOGICAL PARIKH_WALK
FORMULA SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-01 TRUE TECHNIQUES TOPOLOGICAL PARIKH_WALK
FORMULA SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-08 FALSE TECHNIQUES TOPOLOGICAL PARIKH_WALK
FORMULA SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-02 TRUE TECHNIQUES TOPOLOGICAL PARIKH_WALK
FORMULA SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-03 TRUE TECHNIQUES TOPOLOGICAL PARIKH_WALK
FORMULA SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-09 TRUE TECHNIQUES TOPOLOGICAL PARIKH_WALK
FORMULA SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-04 FALSE TECHNIQUES TOPOLOGICAL PARIKH_WALK
Finished Parikh walk after 12348 steps, including 0 resets, run visited all 1 properties in 13 ms. (steps per millisecond=949 )
FORMULA SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-12 FALSE TECHNIQUES TOPOLOGICAL PARIKH_WALK
Parikh walk visited 9 properties in 2053 ms.
All properties solved without resorting to model-checking.
Total runtime 4933 ms.
======================================================
========== this is Smart for the MCC'2018 ============
======================================================
Running SmallOperatingSystem (PT), instance MT4096DC2048
Examination ReachabilityCardinality
Parser /home/mcc/BenchKit/bin//../reducer/bin//../../smart/bin//parser/Cardinality.jar
Model checker /home/mcc/BenchKit/bin//../reducer/bin//../../smart/bin//rem_exec//smart

GOT IT HERE. BS
Petri model created: 9 places, 8 transitions, 27 arcs.
Final Score: 28.034
Took : 0 seconds
Reachability Cardinality file is: ReachabilityCardinality.xml
READY TO PARSE. BS
PROPERTY: SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-00 (reachable & potential(( ( ( ( ( (tk(P9)) <= (tk(P1)) ) | (! ( ( (! ( ( 3121 ) <= (tk(P8)) )) & ( (tk(P8)) <= (tk(P6)) ) ) & (! ( (tk(P8)) <= (tk(P1)) )) )) ) & ( ( (tk(P2)) <= (tk(P7)) ) & ( ( ( ( (tk(P6)) <= (tk(P6)) ) & ( (! ( (tk(P3)) <= (tk(P6)) )) & ( ( ( 2721 ) <= (tk(P4)) ) & ( ( 4032 ) <= (tk(P9)) ) ) ) ) | (! ( ( 1080 ) <= (tk(P1)) )) ) & ( (tk(P1)) <= (tk(P1)) ) ) ) ) & ( ( (tk(P2)) <= ( 3334 ) ) | ( (! ( (tk(P1)) <= ( 2908 ) )) | ( (tk(P1)) <= ( 255 ) ) ) ) ) & ( (! ( (! ( (tk(P8)) <= ( 1797 ) )) & ( (! ( (! ( (tk(P1)) <= (tk(P3)) )) & ( ( ( (tk(P5)) <= (tk(P8)) ) & ( ( 1366 ) <= (tk(P5)) ) ) & ( ( (tk(P4)) <= ( 1080 ) ) & ( (tk(P6)) <= ( 2455 ) ) ) ) )) & ( ( (! ( (tk(P1)) <= (tk(P8)) )) & ( (! ( (tk(P5)) <= ( 3147 ) )) | ( ( ( 4067 ) <= (tk(P4)) ) & ( (tk(P5)) <= (tk(P1)) ) ) ) ) | ( ( 2049 ) <= (tk(P9)) ) ) ) )) | ( (! ( ( ( ( ( 2212 ) <= (tk(P2)) ) | (! ( ( (tk(P3)) <= ( 573 ) ) & ( (tk(P9)) <= ( 3289 ) ) )) ) | (! ( (tk(P1)) <= ( 1028 ) )) ) & ( ( (tk(P6)) <= (tk(P1)) ) & (! ( ( 3080 ) <= (tk(P9)) )) ) )) & ( ( 999 ) <= (tk(P1)) ) ) ) )))
PROPERTY: SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-01 (reachable & potential(( (! ( (tk(P2)) <= (tk(P8)) )) & ( ( ( ( 2018 ) <= (tk(P7)) ) & (! ( (tk(P6)) <= ( 2942 ) )) ) & ( (! ( (! ( (! ( ( 3575 ) <= (tk(P7)) )) | ( (tk(P5)) <= (tk(P4)) ) )) & ( (! ( (! ( (tk(P1)) <= (tk(P1)) )) & (! ( (tk(P4)) <= ( 567 ) )) )) & ( ( (tk(P6)) <= ( 2601 ) ) | (! ( (tk(P7)) <= (tk(P3)) )) ) ) )) | ( ( 2721 ) <= (tk(P1)) ) ) ) )))
PROPERTY: SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-02 (reachable & potential((! ( ( 3562 ) <= (tk(P7)) ))))
PROPERTY: SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-03 (reachable & potential(( ( ( ( ( ( 3480 ) <= (tk(P7)) ) | ( ( 141 ) <= (tk(P8)) ) ) | (! ( ( 3248 ) <= (tk(P4)) )) ) | ( ( ( 3539 ) <= (tk(P3)) ) | ( ( ( 1908 ) <= (tk(P9)) ) & (! ( ( (tk(P6)) <= (tk(P6)) ) & ( ( (tk(P7)) <= (tk(P7)) ) | (! ( ( ( 624 ) <= (tk(P4)) ) & ( (tk(P9)) <= ( 3368 ) ) )) ) )) ) ) ) & (! ( ( ( (tk(P1)) <= ( 576 ) ) | ( (! ( (! ( ( (tk(P1)) <= ( 769 ) ) | ( (tk(P4)) <= ( 1485 ) ) )) & ( (! ( ( 924 ) <= (tk(P3)) )) & ( ( 2116 ) <= (tk(P6)) ) ) )) | ( (! ( ( (tk(P8)) <= ( 2154 ) ) | ( (tk(P1)) <= ( 352 ) ) )) & (! ( ( ( 536 ) <= (tk(P1)) ) | ( (tk(P2)) <= ( 685 ) ) )) ) ) ) | ( (! ( ( (tk(P3)) <= (tk(P3)) ) & ( ( (tk(P4)) <= ( 2047 ) ) | ( ( ( ( 3649 ) <= (tk(P8)) ) | ( ( 3494 ) <= (tk(P6)) ) ) & ( ( (tk(P3)) <= ( 1557 ) ) & ( ( 2192 ) <= (tk(P4)) ) ) ) ) )) & ( (tk(P5)) <= (tk(P8)) ) ) )) )))
PROPERTY: SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-04 (reachable &!potential( ( (tk(P8)) <= ( 3073 ) )))
PROPERTY: SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-05 (reachable &!potential( (! ( ( ( 1429 ) <= (tk(P6)) ) & ( (tk(P6)) <= ( 3261 ) ) ))))
PROPERTY: SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-06 (reachable & potential(( ( ( 4000 ) <= (tk(P4)) ) | (! ( (tk(P9)) <= (tk(P3)) )) )))
PROPERTY: SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-07 (reachable &!potential( ( (! ( (! ( (tk(P6)) <= ( 636 ) )) & ( (! ( ( ( ( (tk(P2)) <= (tk(P3)) ) & ( (tk(P7)) <= (tk(P4)) ) ) & ( ( 443 ) <= (tk(P8)) ) ) & ( (! ( ( (tk(P2)) <= (tk(P4)) ) | ( (tk(P7)) <= ( 3276 ) ) )) & ( ( ( (tk(P8)) <= ( 3263 ) ) & ( (tk(P2)) <= ( 3110 ) ) ) & (! ( (tk(P1)) <= ( 3429 ) )) ) ) )) | ( ( 216 ) <= (tk(P8)) ) ) )) & (! ( (tk(P1)) <= ( 1187 ) )) )))
PROPERTY: SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-08 (reachable &!potential( (! ( ( ( 2786 ) <= (tk(P5)) ) | ( (tk(P7)) <= (tk(P4)) ) ))))
PROPERTY: SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-09 (reachable & potential(( ( (! ( (tk(P9)) <= ( 292 ) )) & ( ( ( (tk(P9)) <= ( 3172 ) ) | ( (! ( (tk(P7)) <= ( 529 ) )) & ( (! ( ( (tk(P8)) <= ( 3752 ) ) | ( ( (tk(P3)) <= (tk(P4)) ) & ( (tk(P9)) <= (tk(P9)) ) ) )) | ( ( ( ( (tk(P2)) <= ( 664 ) ) & ( (tk(P7)) <= ( 2871 ) ) ) | ( ( (tk(P8)) <= (tk(P1)) ) & ( (tk(P8)) <= (tk(P9)) ) ) ) & ( (! ( (tk(P8)) <= (tk(P3)) )) & ( (tk(P8)) <= (tk(P5)) ) ) ) ) ) ) & ( ( ( ( ( (! ( (tk(P1)) <= (tk(P5)) )) & ( ( (tk(P2)) <= (tk(P6)) ) & ( (tk(P1)) <= (tk(P5)) ) ) ) | ( ( 3051 ) <= (tk(P8)) ) ) & ( (! ( ( (tk(P1)) <= (tk(P3)) ) | ( (tk(P3)) <= ( 800 ) ) )) | ( ( ( (tk(P7)) <= (tk(P1)) ) | ( (tk(P7)) <= (tk(P9)) ) ) | (! ( (tk(P8)) <= ( 1474 ) )) ) ) ) & (! ( ( ( ( 1335 ) <= (tk(P9)) ) | ( ( 3260 ) <= (tk(P8)) ) ) | ( (tk(P1)) <= ( 1838 ) ) )) ) | ( ( (! ( ( ( ( 1811 ) <= (tk(P8)) ) & ( ( 3275 ) <= (tk(P5)) ) ) & (! ( ( 1933 ) <= (tk(P6)) )) )) & (! ( ( (tk(P4)) <= (tk(P8)) ) & ( ( (tk(P5)) <= (tk(P7)) ) | ( (tk(P1)) <= (tk(P1)) ) ) )) ) | ( (! ( ( ( 3886 ) <= (tk(P3)) ) | ( ( (tk(P9)) <= ( 1082 ) ) | ( (tk(P9)) <= (tk(P7)) ) ) )) & ( ( (! ( (tk(P6)) <= ( 1252 ) )) & ( ( (tk(P9)) <= ( 3143 ) ) | ( (tk(P7)) <= ( 288 ) ) ) ) & ( (! ( ( 3375 ) <= (tk(P3)) )) & ( ( (tk(P3)) <= ( 3284 ) ) | ( ( 2874 ) <= (tk(P8)) ) ) ) ) ) ) ) ) ) & (! ( ( ( ( (tk(P4)) <= (tk(P4)) ) & ( (tk(P2)) <= ( 3302 ) ) ) & ( ( 1837 ) <= (tk(P4)) ) ) & ( ( (tk(P1)) <= (tk(P5)) ) | ( (! ( (! ( ( 2083 ) <= (tk(P4)) )) & (! ( ( 1164 ) <= (tk(P2)) )) )) | ( ( ( ( ( 1112 ) <= (tk(P5)) ) | ( (tk(P8)) <= (tk(P8)) ) ) & ( ( (tk(P4)) <= ( 2322 ) ) & ( (tk(P1)) <= ( 3298 ) ) ) ) | (! ( ( ( 741 ) <= (tk(P9)) ) | ( (tk(P9)) <= ( 3051 ) ) )) ) ) ) )) )))
PROPERTY: SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-10 (reachable &!potential( ( ( (tk(P3)) <= ( 1423 ) ) | ( (tk(P3)) <= ( 3956 ) ) )))
PROPERTY: SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-11 (reachable &!potential( (! ( ( 2619 ) <= (tk(P4)) ))))
PROPERTY: SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-12 (reachable &!potential( (! ( ( 3073 ) <= (tk(P6)) ))))
PROPERTY: SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-13 (reachable & potential((! ( ( ( ( ( 2965 ) <= (tk(P1)) ) & ( ( ( ( 3868 ) <= (tk(P1)) ) | ( (tk(P3)) <= ( 1154 ) ) ) & (! ( ( 2718 ) <= (tk(P4)) )) ) ) | ( ( 2115 ) <= (tk(P5)) ) ) | ( ( (tk(P3)) <= (tk(P1)) ) | ( (! ( (tk(P5)) <= ( 3847 ) )) & (! ( ( (tk(P6)) <= ( 3987 ) ) & ( (tk(P4)) <= ( 1704 ) ) )) ) ) ))))
PROPERTY: SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-14 (reachable &!potential( (! ( (! ( ( ( ( (! ( ( 2142 ) <= (tk(P9)) )) | ( (tk(P3)) <= ( 1642 ) ) ) | ( ( ( ( 1238 ) <= (tk(P3)) ) | ( (tk(P6)) <= ( 118 ) ) ) | ( ( ( 190 ) <= (tk(P1)) ) | ( ( 311 ) <= (tk(P9)) ) ) ) ) | ( (tk(P1)) <= (tk(P4)) ) ) | ( ( (tk(P2)) <= (tk(P6)) ) & ( ( ( (tk(P3)) <= (tk(P6)) ) | ( ( (tk(P6)) <= ( 322 ) ) | ( (tk(P1)) <= ( 376 ) ) ) ) & ( (! ( ( 1392 ) <= (tk(P4)) )) | ( ( (tk(P3)) <= ( 3195 ) ) | ( (tk(P8)) <= ( 861 ) ) ) ) ) ) )) & ( ( (! ( ( (tk(P7)) <= (tk(P9)) ) & ( (! ( (tk(P9)) <= ( 754 ) )) | ( ( (tk(P7)) <= ( 965 ) ) | ( (tk(P3)) <= (tk(P5)) ) ) ) )) & ( ( (! ( (tk(P2)) <= ( 2004 ) )) | (! ( ( 3543 ) <= (tk(P2)) )) ) | ( (tk(P8)) <= ( 527 ) ) ) ) | ( (! ( ( ( ( (tk(P3)) <= ( 3321 ) ) | ( (tk(P7)) <= (tk(P2)) ) ) | ( (tk(P5)) <= (tk(P4)) ) ) & ( (! ( (tk(P8)) <= (tk(P3)) )) & ( ( ( 476 ) <= (tk(P4)) ) & ( (tk(P3)) <= (tk(P7)) ) ) ) )) & ( ( (! ( ( 2015 ) <= (tk(P4)) )) & ( ( ( (tk(P2)) <= (tk(P7)) ) & ( ( 2424 ) <= (tk(P6)) ) ) & ( (tk(P7)) <= (tk(P6)) ) ) ) | ( (tk(P6)) <= (tk(P5)) ) ) ) ) ))))
PROPERTY: SmallOperatingSystem-PT-MT4096DC2048-ReachabilityCardinality-15 (reachable &!potential( ( ( ( 3460 ) <= (tk(P2)) ) & (! ( ( ( (! ( ( ( ( ( 285 ) <= (tk(P3)) ) & ( (tk(P1)) <= ( 1870 ) ) ) & (! ( (tk(P9)) <= (tk(P6)) )) ) & (! ( ( 3909 ) <= (tk(P5)) )) )) | ( ( ( ( ( (tk(P4)) <= ( 3841 ) ) | ( (tk(P6)) <= (tk(P8)) ) ) & ( (tk(P4)) <= ( 2304 ) ) ) & (! ( ( 3466 ) <= (tk(P5)) )) ) & ( (! ( ( (tk(P7)) <= (tk(P4)) ) | ( (tk(P8)) <= ( 1750 ) ) )) | ( ( ( (tk(P3)) <= (tk(P4)) ) & ( (tk(P6)) <= ( 704 ) ) ) | ( ( ( 3276 ) <= (tk(P4)) ) & ( ( 1127 ) <= (tk(P3)) ) ) ) ) ) ) & (! ( ( (tk(P3)) <= (tk(P3)) ) | ( ( (tk(P3)) <= ( 1916 ) ) & ( (tk(P1)) <= ( 661 ) ) ) )) ) | ( (! ( ( 899 ) <= (tk(P3)) )) & ( (tk(P9)) <= (tk(P2)) ) ) )) )))

BK_STOP 1679254430322

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination ReachabilityCardinality -timeout 360 -rebuildPNML
/home/mcc/BenchKit/bin//../reducer/bin//../../smart/bin//smart.sh: line 116: 495 Killed ${SMART}/smart ${INPUT_SM}

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="SmallOperatingSystem-PT-MT4096DC2048"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="smartxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool smartxred"
echo " Input is SmallOperatingSystem-PT-MT4096DC2048, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r459-smll-167912650800134"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/SmallOperatingSystem-PT-MT4096DC2048.tgz
mv SmallOperatingSystem-PT-MT4096DC2048 execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;