About the Execution of LoLa+red for StigmergyElection-PT-10a
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 7548.464 | 186888.00 | 351568.00 | 1217.00 | TFTTFFTTTFTTTFFT | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r455-smll-167912647700686.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.......................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is StigmergyElection-PT-10a, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r455-smll-167912647700686
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 51M
-rw-r--r-- 1 mcc users 9.4K Feb 26 16:33 CTLCardinality.txt
-rw-r--r-- 1 mcc users 111K Feb 26 16:33 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.3K Feb 26 16:22 CTLFireability.txt
-rw-r--r-- 1 mcc users 43K Feb 26 16:22 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.8K Feb 25 17:15 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Feb 25 17:15 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Feb 25 17:15 LTLFireability.txt
-rw-r--r-- 1 mcc users 16K Feb 25 17:15 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Feb 26 16:58 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 129K Feb 26 16:58 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.3K Feb 26 16:42 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 57K Feb 26 16:42 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 17:15 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 17:15 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 50M Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME StigmergyElection-PT-10a-ReachabilityCardinality-00
FORMULA_NAME StigmergyElection-PT-10a-ReachabilityCardinality-01
FORMULA_NAME StigmergyElection-PT-10a-ReachabilityCardinality-02
FORMULA_NAME StigmergyElection-PT-10a-ReachabilityCardinality-03
FORMULA_NAME StigmergyElection-PT-10a-ReachabilityCardinality-04
FORMULA_NAME StigmergyElection-PT-10a-ReachabilityCardinality-05
FORMULA_NAME StigmergyElection-PT-10a-ReachabilityCardinality-06
FORMULA_NAME StigmergyElection-PT-10a-ReachabilityCardinality-07
FORMULA_NAME StigmergyElection-PT-10a-ReachabilityCardinality-08
FORMULA_NAME StigmergyElection-PT-10a-ReachabilityCardinality-09
FORMULA_NAME StigmergyElection-PT-10a-ReachabilityCardinality-10
FORMULA_NAME StigmergyElection-PT-10a-ReachabilityCardinality-11
FORMULA_NAME StigmergyElection-PT-10a-ReachabilityCardinality-12
FORMULA_NAME StigmergyElection-PT-10a-ReachabilityCardinality-13
FORMULA_NAME StigmergyElection-PT-10a-ReachabilityCardinality-14
FORMULA_NAME StigmergyElection-PT-10a-ReachabilityCardinality-15
=== Now, execution of the tool begins
BK_START 1679341550714
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=ReachabilityCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=StigmergyElection-PT-10a
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-20 19:45:54] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityCardinality, -timeout, 360, -rebuildPNML]
[2023-03-20 19:45:54] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-20 19:45:57] [INFO ] Load time of PNML (sax parser for PT used): 2900 ms
[2023-03-20 19:45:57] [INFO ] Transformed 142 places.
[2023-03-20 19:45:57] [INFO ] Transformed 50162 transitions.
[2023-03-20 19:45:57] [INFO ] Found NUPN structural information;
[2023-03-20 19:45:57] [INFO ] Parsed PT model containing 142 places and 50162 transitions and 999212 arcs in 3444 ms.
Parsed 16 properties from file /home/mcc/execution/ReachabilityCardinality.xml in 24 ms.
Working with output stream class java.io.PrintStream
Ensure Unique test removed 47924 transitions
Reduce redundant transitions removed 47924 transitions.
FORMULA StigmergyElection-PT-10a-ReachabilityCardinality-02 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA StigmergyElection-PT-10a-ReachabilityCardinality-03 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA StigmergyElection-PT-10a-ReachabilityCardinality-12 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Incomplete random walk after 10000 steps, including 4 resets, run finished after 1676 ms. (steps per millisecond=5 ) properties (out of 13) seen :9
FORMULA StigmergyElection-PT-10a-ReachabilityCardinality-14 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA StigmergyElection-PT-10a-ReachabilityCardinality-13 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA StigmergyElection-PT-10a-ReachabilityCardinality-11 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA StigmergyElection-PT-10a-ReachabilityCardinality-10 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA StigmergyElection-PT-10a-ReachabilityCardinality-09 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA StigmergyElection-PT-10a-ReachabilityCardinality-08 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA StigmergyElection-PT-10a-ReachabilityCardinality-07 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA StigmergyElection-PT-10a-ReachabilityCardinality-05 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA StigmergyElection-PT-10a-ReachabilityCardinality-00 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 40 ms. (steps per millisecond=250 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 37 ms. (steps per millisecond=270 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 44 ms. (steps per millisecond=227 ) properties (out of 4) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=400 ) properties (out of 4) seen :0
Running SMT prover for 4 properties.
[2023-03-20 19:46:00] [INFO ] Flow matrix only has 2208 transitions (discarded 30 similar events)
// Phase 1: matrix 2208 rows 142 cols
[2023-03-20 19:46:00] [INFO ] Computed 11 place invariants in 55 ms
[2023-03-20 19:46:00] [INFO ] After 376ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:4
[2023-03-20 19:46:01] [INFO ] [Nat]Absence check using 11 positive place invariants in 10 ms returned sat
[2023-03-20 19:46:02] [INFO ] After 1022ms SMT Verify possible using state equation in natural domain returned unsat :2 sat :2
[2023-03-20 19:46:02] [INFO ] State equation strengthened by 2095 read => feed constraints.
[2023-03-20 19:46:03] [INFO ] After 751ms SMT Verify possible using 2095 Read/Feed constraints in natural domain returned unsat :2 sat :2
[2023-03-20 19:46:04] [INFO ] Deduced a trap composed of 12 places in 968 ms of which 11 ms to minimize.
[2023-03-20 19:46:05] [INFO ] Deduced a trap composed of 13 places in 960 ms of which 2 ms to minimize.
[2023-03-20 19:46:06] [INFO ] Deduced a trap composed of 12 places in 733 ms of which 2 ms to minimize.
[2023-03-20 19:46:06] [INFO ] Deduced a trap composed of 13 places in 580 ms of which 1 ms to minimize.
[2023-03-20 19:46:07] [INFO ] Deduced a trap composed of 12 places in 491 ms of which 1 ms to minimize.
[2023-03-20 19:46:07] [INFO ] Deduced a trap composed of 13 places in 563 ms of which 1 ms to minimize.
[2023-03-20 19:46:08] [INFO ] Deduced a trap composed of 12 places in 547 ms of which 1 ms to minimize.
[2023-03-20 19:46:09] [INFO ] Deduced a trap composed of 13 places in 536 ms of which 2 ms to minimize.
[2023-03-20 19:46:09] [INFO ] Deduced a trap composed of 12 places in 445 ms of which 1 ms to minimize.
[2023-03-20 19:46:10] [INFO ] Deduced a trap composed of 12 places in 639 ms of which 1 ms to minimize.
[2023-03-20 19:46:11] [INFO ] Deduced a trap composed of 12 places in 607 ms of which 1 ms to minimize.
[2023-03-20 19:46:11] [INFO ] Deduced a trap composed of 13 places in 490 ms of which 1 ms to minimize.
[2023-03-20 19:46:12] [INFO ] Deduced a trap composed of 12 places in 501 ms of which 1 ms to minimize.
[2023-03-20 19:46:12] [INFO ] Deduced a trap composed of 12 places in 417 ms of which 1 ms to minimize.
[2023-03-20 19:46:13] [INFO ] Deduced a trap composed of 12 places in 406 ms of which 1 ms to minimize.
[2023-03-20 19:46:13] [INFO ] Deduced a trap composed of 13 places in 322 ms of which 1 ms to minimize.
[2023-03-20 19:46:13] [INFO ] Deduced a trap composed of 12 places in 245 ms of which 1 ms to minimize.
[2023-03-20 19:46:14] [INFO ] Deduced a trap composed of 12 places in 243 ms of which 1 ms to minimize.
[2023-03-20 19:46:14] [INFO ] Deduced a trap composed of 12 places in 177 ms of which 1 ms to minimize.
[2023-03-20 19:46:14] [INFO ] Trap strengthening (SAT) tested/added 20/19 trap constraints in 11402 ms
[2023-03-20 19:46:14] [INFO ] Deduced a trap composed of 12 places in 194 ms of which 1 ms to minimize.
[2023-03-20 19:46:15] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 333 ms
[2023-03-20 19:46:15] [INFO ] After 12638ms SMT Verify possible using trap constraints in natural domain returned unsat :2 sat :2
Attempting to minimize the solution found.
Minimization took 156 ms.
[2023-03-20 19:46:15] [INFO ] After 14352ms SMT Verify possible using all constraints in natural domain returned unsat :2 sat :2
FORMULA StigmergyElection-PT-10a-ReachabilityCardinality-04 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA StigmergyElection-PT-10a-ReachabilityCardinality-01 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
Fused 4 Parikh solutions to 2 different solutions.
Parikh walk visited 0 properties in 30 ms.
Support contains 42 out of 142 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 142/142 places, 2238/2238 transitions.
Graph (complete) has 501 edges and 142 vertex of which 136 are kept as prefixes of interest. Removing 6 places using SCC suffix rule.40 ms
Discarding 6 places :
Also discarding 6 output transitions
Drop transitions removed 6 transitions
Drop transitions removed 31 transitions
Reduce isomorphic transitions removed 31 transitions.
Drop transitions removed 6 transitions
Trivial Post-agglo rules discarded 6 transitions
Performed 6 trivial Post agglomeration. Transition count delta: 6
Iterating post reduction 0 with 37 rules applied. Total rules applied 38 place count 136 transition count 2195
Reduce places removed 6 places and 0 transitions.
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Drop transitions removed 2 transitions
Trivial Post-agglo rules discarded 2 transitions
Performed 2 trivial Post agglomeration. Transition count delta: 2
Iterating post reduction 1 with 14 rules applied. Total rules applied 52 place count 130 transition count 2187
Reduce places removed 2 places and 0 transitions.
Performed 5 Post agglomeration using F-continuation condition.Transition count delta: 5
Iterating post reduction 2 with 7 rules applied. Total rules applied 59 place count 128 transition count 2182
Reduce places removed 5 places and 0 transitions.
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Iterating post reduction 3 with 10 rules applied. Total rules applied 69 place count 123 transition count 2177
Performed 13 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 13 Pre rules applied. Total rules applied 69 place count 123 transition count 2164
Deduced a syphon composed of 13 places in 3 ms
Reduce places removed 13 places and 0 transitions.
Iterating global reduction 4 with 26 rules applied. Total rules applied 95 place count 110 transition count 2164
Discarding 10 places :
Symmetric choice reduction at 4 with 10 rule applications. Total rules 105 place count 100 transition count 2154
Iterating global reduction 4 with 10 rules applied. Total rules applied 115 place count 100 transition count 2154
Discarding 4 places :
Symmetric choice reduction at 4 with 4 rule applications. Total rules 119 place count 96 transition count 2148
Iterating global reduction 4 with 4 rules applied. Total rules applied 123 place count 96 transition count 2148
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 124 place count 96 transition count 2147
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 125 place count 95 transition count 2146
Iterating global reduction 5 with 1 rules applied. Total rules applied 126 place count 95 transition count 2146
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 127 place count 95 transition count 2145
Performed 7 Post agglomeration using F-continuation condition.Transition count delta: 7
Deduced a syphon composed of 7 places in 2 ms
Reduce places removed 7 places and 0 transitions.
Iterating global reduction 6 with 14 rules applied. Total rules applied 141 place count 88 transition count 2138
Discarding 4 places :
Symmetric choice reduction at 6 with 4 rule applications. Total rules 145 place count 84 transition count 2134
Iterating global reduction 6 with 4 rules applied. Total rules applied 149 place count 84 transition count 2134
Drop transitions removed 8 transitions
Redundant transition composition rules discarded 8 transitions
Iterating global reduction 6 with 8 rules applied. Total rules applied 157 place count 84 transition count 2126
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 2 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 6 with 4 rules applied. Total rules applied 161 place count 82 transition count 2124
Partial Free-agglomeration rule applied 2 times.
Drop transitions removed 2 transitions
Iterating global reduction 6 with 2 rules applied. Total rules applied 163 place count 82 transition count 2124
Applied a total of 163 rules in 3279 ms. Remains 82 /142 variables (removed 60) and now considering 2124/2238 (removed 114) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 3282 ms. Remains : 82/142 places, 2124/2238 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 1869 ms. (steps per millisecond=5 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 42 ms. (steps per millisecond=238 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=555 ) properties (out of 2) seen :0
Finished probabilistic random walk after 2187 steps, run visited all 2 properties in 63 ms. (steps per millisecond=34 )
Probabilistic random walk after 2187 steps, saw 2146 distinct states, run finished after 64 ms. (steps per millisecond=34 ) properties seen :2
FORMULA StigmergyElection-PT-10a-ReachabilityCardinality-15 TRUE TECHNIQUES TOPOLOGICAL PROBABILISTIC_WALK
FORMULA StigmergyElection-PT-10a-ReachabilityCardinality-06 TRUE TECHNIQUES TOPOLOGICAL PROBABILISTIC_WALK
All properties solved without resorting to model-checking.
Total runtime 26465 ms.
starting LoLA
BK_INPUT StigmergyElection-PT-10a
BK_EXAMINATION: ReachabilityCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution
ReachabilityCardinality
FORMULA StigmergyElection-PT-10a-ReachabilityCardinality-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-10a-ReachabilityCardinality-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-10a-ReachabilityCardinality-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-10a-ReachabilityCardinality-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-10a-ReachabilityCardinality-05 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-10a-ReachabilityCardinality-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-10a-ReachabilityCardinality-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-10a-ReachabilityCardinality-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-10a-ReachabilityCardinality-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-10a-ReachabilityCardinality-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-10a-ReachabilityCardinality-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-10a-ReachabilityCardinality-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-10a-ReachabilityCardinality-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-10a-ReachabilityCardinality-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-10a-ReachabilityCardinality-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyElection-PT-10a-ReachabilityCardinality-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1679341737602
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination ReachabilityCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/ReachabilityCardinality.xml
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-10a-ReachabilityCardinality-00: EF 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-01: EF 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-02: AG 0 0 0 0 0 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-03: AG 0 0 0 0 0 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-04: EF 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-05: AG 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-06: EF 0 0 0 0 0 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-07: EF 0 0 0 0 0 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-08: EF 0 0 0 0 0 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-09: AG 0 0 0 0 0 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-10: EF 0 0 0 0 0 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-11: EF 0 0 0 0 0 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-12: AG 0 0 0 0 0 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-13: AG 0 0 0 0 0 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-14: AG 0 0 0 0 0 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-15: EF 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 104 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-10a-ReachabilityCardinality-00: EF 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-01: EF 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-02: AG 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-03: AG 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-04: EF 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-05: AG 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-06: EF 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-07: EF 0 0 0 0 0 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-08: EF 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-09: AG 0 0 0 0 0 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-10: EF 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-11: EF 0 0 0 0 0 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-12: AG 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-13: AG 0 0 0 0 0 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-14: AG 0 0 0 0 0 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-15: EF 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 109 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 2.000000 secs.
lola: Created skeleton in 4.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-10a-ReachabilityCardinality-00: EF 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-01: EF 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-02: AG 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-03: AG 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-04: EF 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-05: AG 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-06: EF 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-07: EF 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-08: EF 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-09: AG 0 0 0 0 0 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-10: EF 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-11: EF 0 0 0 0 0 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-12: AG 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-13: AG 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-14: AG 0 0 0 0 0 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-15: EF 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 114 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 4.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-10a-ReachabilityCardinality-00: EF 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-01: EF 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-02: AG 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-03: AG 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-04: EF 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-05: AG 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-06: EF 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-07: EF 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-08: EF 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-09: AG 0 0 0 0 0 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-10: EF 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-11: EF 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-12: AG 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-13: AG 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-14: AG 0 0 0 0 0 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-15: EF 0 0 0 0 0 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 119 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 4.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-10a-ReachabilityCardinality-00: EF 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-01: EF 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-02: AG 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-03: AG 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-04: EF 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-05: AG 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-06: EF 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-07: EF 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-08: EF 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-09: AG 0 0 0 0 0 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-10: EF 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-11: EF 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-12: AG 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-13: AG 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-14: AG 0 0 0 0 0 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-15: EF 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 124 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 4.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-10a-ReachabilityCardinality-00: EF 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-01: EF 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-02: AG 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-03: AG 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-04: EF 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-05: AG 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-06: EF 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-07: EF 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-08: EF 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-09: AG 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-10: EF 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-11: EF 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-12: AG 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-13: AG 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-14: AG 0 0 0 0 0 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-15: EF 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 129 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 5.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 52 (type EXCL) for 3 StigmergyElection-PT-10a-ReachabilityCardinality-01
lola: time limit : 216 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 48 (type FNDP) for 3 StigmergyElection-PT-10a-ReachabilityCardinality-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 49 (type EQUN) for 3 StigmergyElection-PT-10a-ReachabilityCardinality-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 51 (type SRCH) for 3 StigmergyElection-PT-10a-ReachabilityCardinality-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-49.sara.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-10a-ReachabilityCardinality-00: EF 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-01: EF 0 1 4 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-02: AG 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-03: AG 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-04: EF 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-05: AG 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-06: EF 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-07: EF 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-08: EF 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-09: AG 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-10: EF 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-11: EF 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-12: AG 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-13: AG 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-14: AG 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-15: EF 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 3/1734 0/5 StigmergyElection-PT-10a-ReachabilityCardinality-01 501 t fired, 1 attempts, .
49 EF STEQ 3/3468 0/5 StigmergyElection-PT-10a-ReachabilityCardinality-01 sara is running.
51 EF SRCH 3/3468 1/5 StigmergyElection-PT-10a-ReachabilityCardinality-01 4323 m, 864 m/sec, 7092 t fired, .
52 EF EXCL 3/216 1/32 StigmergyElection-PT-10a-ReachabilityCardinality-01 109 m, 21 m/sec, 132 t fired, .
Time elapsed: 135 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-10a-ReachabilityCardinality-00: EF 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-01: EF 0 1 4 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-02: AG 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-03: AG 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-04: EF 0 5 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-05: AG 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-06: EF 0 5 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-07: EF 0 5 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-08: EF 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-09: AG 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-10: EF 0 5 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-11: EF 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-12: AG 0 5 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-13: AG 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-14: AG 0 5 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-15: EF 0 5 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 EF FNDP 8/307 0/5 StigmergyElection-PT-10a-ReachabilityCardinality-01 2034 t fired, 1 attempts, .
49 EF STEQ 8/307 0/5 StigmergyElection-PT-10a-ReachabilityCardinality-01 sara is running.
51 EF SRCH 8/338 1/5 StigmergyElection-PT-10a-ReachabilityCardinality-01 8793 m, 894 m/sec, 15287 t fired, .
52 EF EXCL 8/216 1/32 StigmergyElection-PT-10a-ReachabilityCardinality-01 246 m, 27 m/sec, 307 t fired, .
Time elapsed: 140 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
lola: FINISHED task # 51 (type SRCH) for StigmergyElection-PT-10a-ReachabilityCardinality-01
lola: result : false
lola: markings : 9878
lola: fired transitions : 17093
lola: time used : 9.000000
lola: memory pages used : 1
lola: CANCELED task # 48 (type FNDP) for StigmergyElection-PT-10a-ReachabilityCardinality-01 (obsolete)
lola: CANCELED task # 49 (type EQUN) for StigmergyElection-PT-10a-ReachabilityCardinality-01 (obsolete)
lola: CANCELED task # 52 (type EXCL) for StigmergyElection-PT-10a-ReachabilityCardinality-01 (obsolete)
lola: LAUNCH task # 70 (type EXCL) for 12 StigmergyElection-PT-10a-ReachabilityCardinality-04
lola: time limit : 230 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 79 (type FNDP) for 45 StigmergyElection-PT-10a-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 80 (type EQUN) for 45 StigmergyElection-PT-10a-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 84 (type SRCH) for 45 StigmergyElection-PT-10a-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 84 (type SRCH) for StigmergyElection-PT-10a-ReachabilityCardinality-15
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 79 (type FNDP) for StigmergyElection-PT-10a-ReachabilityCardinality-15 (obsolete)
lola: CANCELED task # 80 (type EQUN) for StigmergyElection-PT-10a-ReachabilityCardinality-15 (obsolete)
lola: LAUNCH task # 60 (type FNDP) for 18 StigmergyElection-PT-10a-ReachabilityCardinality-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 61 (type EQUN) for 18 StigmergyElection-PT-10a-ReachabilityCardinality-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 63 (type SRCH) for 18 StigmergyElection-PT-10a-ReachabilityCardinality-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 49 (type EQUN) for StigmergyElection-PT-10a-ReachabilityCardinality-01
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 79 (type FNDP) for StigmergyElection-PT-10a-ReachabilityCardinality-15
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 48 (type FNDP) for StigmergyElection-PT-10a-ReachabilityCardinality-01
lola: result : unknown
lola: fired transitions : 2228
lola: tried executions : 2
lola: time used : 9.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-80.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 80 (type EQUN) for StigmergyElection-PT-10a-ReachabilityCardinality-15
lola: result : true
lola: FINISHED task # 63 (type SRCH) for StigmergyElection-PT-10a-ReachabilityCardinality-06
lola: result : true
lola: markings : 20
lola: fired transitions : 19
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 60 (type FNDP) for StigmergyElection-PT-10a-ReachabilityCardinality-06 (obsolete)
lola: CANCELED task # 61 (type EQUN) for StigmergyElection-PT-10a-ReachabilityCardinality-06 (obsolete)
lola: LAUNCH task # 54 (type FNDP) for 21 StigmergyElection-PT-10a-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 55 (type EQUN) for 21 StigmergyElection-PT-10a-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 57 (type SRCH) for 21 StigmergyElection-PT-10a-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 60 (type FNDP) for StigmergyElection-PT-10a-ReachabilityCardinality-06
lola: result : true
lola: fired transitions : 18
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-61.sara.
lola: FINISHED task # 57 (type SRCH) for StigmergyElection-PT-10a-ReachabilityCardinality-07
lola: result : true
lola: markings : 479
lola: fired transitions : 983
lola: time used : 1.000000
lola: memory pages used : 1
lola: CANCELED task # 54 (type FNDP) for StigmergyElection-PT-10a-ReachabilityCardinality-07 (obsolete)
lola: CANCELED task # 55 (type EQUN) for StigmergyElection-PT-10a-ReachabilityCardinality-07 (obsolete)
lola: LAUNCH task # 105 (type FNDP) for 15 StigmergyElection-PT-10a-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 106 (type EQUN) for 15 StigmergyElection-PT-10a-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 108 (type SRCH) for 15 StigmergyElection-PT-10a-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 54 (type FNDP) for StigmergyElection-PT-10a-ReachabilityCardinality-07
lola: result : unknown
lola: fired transitions : 61
lola: tried executions : 2
lola: time used : 1.000000
lola: memory pages used : 0
lola: FINISHED task # 108 (type SRCH) for StigmergyElection-PT-10a-ReachabilityCardinality-05
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 105 (type FNDP) for StigmergyElection-PT-10a-ReachabilityCardinality-05 (obsolete)
lola: CANCELED task # 106 (type EQUN) for StigmergyElection-PT-10a-ReachabilityCardinality-05 (obsolete)
lola: LAUNCH task # 111 (type FNDP) for 33 StigmergyElection-PT-10a-ReachabilityCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 112 (type EQUN) for 33 StigmergyElection-PT-10a-ReachabilityCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 114 (type SRCH) for 33 StigmergyElection-PT-10a-ReachabilityCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 114 (type SRCH) for StigmergyElection-PT-10a-ReachabilityCardinality-11
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 111 (type FNDP) for StigmergyElection-PT-10a-ReachabilityCardinality-11 (obsolete)
lola: CANCELED task # 112 (type EQUN) for StigmergyElection-PT-10a-ReachabilityCardinality-11 (obsolete)
lola: LAUNCH task # 73 (type FNDP) for 36 StigmergyElection-PT-10a-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 74 (type EQUN) for 36 StigmergyElection-PT-10a-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 76 (type SRCH) for 36 StigmergyElection-PT-10a-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 111 (type FNDP) for StigmergyElection-PT-10a-ReachabilityCardinality-11
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-106.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 106 (type EQUN) for StigmergyElection-PT-10a-ReachabilityCardinality-05
lola: result : true
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-112.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 112 (type EQUN) for StigmergyElection-PT-10a-ReachabilityCardinality-11
lola: result : true
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-74.sara.
lola: FINISHED task # 105 (type FNDP) for StigmergyElection-PT-10a-ReachabilityCardinality-05
lola: result : true
lola: tried executions : 1
lola: time used : 2.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-55.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-10a-ReachabilityCardinality-01: EF false tandem / insertion
StigmergyElection-PT-10a-ReachabilityCardinality-05: AG false tandem / insertion
StigmergyElection-PT-10a-ReachabilityCardinality-06: EF true tandem / insertion
StigmergyElection-PT-10a-ReachabilityCardinality-07: EF true tandem / insertion
StigmergyElection-PT-10a-ReachabilityCardinality-11: EF true tandem / insertion
StigmergyElection-PT-10a-ReachabilityCardinality-15: EF true tandem / insertion
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-10a-ReachabilityCardinality-00: EF 0 5 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-02: AG 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-03: AG 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-04: EF 0 4 1 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-08: EF 0 5 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-09: AG 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-10: EF 0 5 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-12: AG 0 2 3 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-13: AG 0 5 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-14: AG 0 5 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
70 EF EXCL 4/345 1/32 StigmergyElection-PT-10a-ReachabilityCardinality-04 184 m, 36 m/sec, 235 t fired, .
73 EF FNDP 3/342 0/5 StigmergyElection-PT-10a-ReachabilityCardinality-12 523 t fired, 1 attempts, .
74 EF STEQ 3/381 0/5 StigmergyElection-PT-10a-ReachabilityCardinality-12 sara is running.
76 EF SRCH 3/381 1/5 StigmergyElection-PT-10a-ReachabilityCardinality-12 1635 m, 327 m/sec, 2324 t fired, .
Time elapsed: 145 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
lola: FINISHED task # 76 (type SRCH) for StigmergyElection-PT-10a-ReachabilityCardinality-12
lola: result : false
lola: markings : 4781
lola: fired transitions : 7822
lola: time used : 4.000000
lola: memory pages used : 1
lola: CANCELED task # 73 (type FNDP) for StigmergyElection-PT-10a-ReachabilityCardinality-12 (obsolete)
lola: CANCELED task # 74 (type EQUN) for StigmergyElection-PT-10a-ReachabilityCardinality-12 (obsolete)
lola: LAUNCH task # 124 (type FNDP) for 39 StigmergyElection-PT-10a-ReachabilityCardinality-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 125 (type EQUN) for 39 StigmergyElection-PT-10a-ReachabilityCardinality-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 127 (type SRCH) for 39 StigmergyElection-PT-10a-ReachabilityCardinality-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 127 (type SRCH) for StigmergyElection-PT-10a-ReachabilityCardinality-13
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: CANCELED task # 124 (type FNDP) for StigmergyElection-PT-10a-ReachabilityCardinality-13 (obsolete)
lola: CANCELED task # 125 (type EQUN) for StigmergyElection-PT-10a-ReachabilityCardinality-13 (obsolete)
lola: LAUNCH task # 117 (type FNDP) for 0 StigmergyElection-PT-10a-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 118 (type EQUN) for 0 StigmergyElection-PT-10a-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 120 (type SRCH) for 0 StigmergyElection-PT-10a-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 124 (type FNDP) for StigmergyElection-PT-10a-ReachabilityCardinality-13
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 74 (type EQUN) for StigmergyElection-PT-10a-ReachabilityCardinality-12
lola: result : unknown
lola: FINISHED task # 73 (type FNDP) for StigmergyElection-PT-10a-ReachabilityCardinality-12
lola: result : unknown
lola: fired transitions : 844
lola: tried executions : 2
lola: time used : 4.000000
lola: memory pages used : 0
lola: FINISHED task # 117 (type FNDP) for StigmergyElection-PT-10a-ReachabilityCardinality-00
lola: result : true
lola: fired transitions : 18
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 118 (type EQUN) for StigmergyElection-PT-10a-ReachabilityCardinality-00 (obsolete)
lola: CANCELED task # 120 (type SRCH) for StigmergyElection-PT-10a-ReachabilityCardinality-00 (obsolete)
lola: LAUNCH task # 98 (type FNDP) for 24 StigmergyElection-PT-10a-ReachabilityCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 99 (type EQUN) for 24 StigmergyElection-PT-10a-ReachabilityCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 101 (type SRCH) for 24 StigmergyElection-PT-10a-ReachabilityCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 101 (type SRCH) for StigmergyElection-PT-10a-ReachabilityCardinality-08
lola: result : true
lola: markings : 3
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 98 (type FNDP) for StigmergyElection-PT-10a-ReachabilityCardinality-08 (obsolete)
lola: CANCELED task # 99 (type EQUN) for StigmergyElection-PT-10a-ReachabilityCardinality-08 (obsolete)
lola: LAUNCH task # 81 (type FNDP) for 30 StigmergyElection-PT-10a-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 82 (type EQUN) for 30 StigmergyElection-PT-10a-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 88 (type SRCH) for 30 StigmergyElection-PT-10a-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-125.sara.
sara: place or transition ordering is non-deterministic
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-99.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 125 (type EQUN) for StigmergyElection-PT-10a-ReachabilityCardinality-13
lola: result : true
lola: FINISHED task # 99 (type EQUN) for StigmergyElection-PT-10a-ReachabilityCardinality-08
lola: result : true
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-118.sara.
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-82.sara.
lola: FINISHED task # 98 (type FNDP) for StigmergyElection-PT-10a-ReachabilityCardinality-08
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 1.000000
lola: memory pages used : 0
lola: FINISHED task # 88 (type SRCH) for StigmergyElection-PT-10a-ReachabilityCardinality-10
lola: result : true
lola: markings : 18
lola: fired transitions : 17
lola: time used : 3.000000
lola: memory pages used : 1
lola: CANCELED task # 81 (type FNDP) for StigmergyElection-PT-10a-ReachabilityCardinality-10 (obsolete)
lola: CANCELED task # 82 (type EQUN) for StigmergyElection-PT-10a-ReachabilityCardinality-10 (obsolete)
lola: LAUNCH task # 92 (type FNDP) for 42 StigmergyElection-PT-10a-ReachabilityCardinality-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 93 (type EQUN) for 42 StigmergyElection-PT-10a-ReachabilityCardinality-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 95 (type SRCH) for 42 StigmergyElection-PT-10a-ReachabilityCardinality-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 81 (type FNDP) for StigmergyElection-PT-10a-ReachabilityCardinality-10
lola: result : unknown
lola: fired transitions : 11
lola: tried executions : 2
lola: time used : 3.000000
lola: memory pages used : 0
lola: FINISHED task # 82 (type EQUN) for StigmergyElection-PT-10a-ReachabilityCardinality-10
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 95 (type SRCH) for StigmergyElection-PT-10a-ReachabilityCardinality-14
lola: result : true
lola: markings : 18
lola: fired transitions : 17
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 92 (type FNDP) for StigmergyElection-PT-10a-ReachabilityCardinality-14 (obsolete)
lola: CANCELED task # 93 (type EQUN) for StigmergyElection-PT-10a-ReachabilityCardinality-14 (obsolete)
lola: LAUNCH task # 66 (type FNDP) for 12 StigmergyElection-PT-10a-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 67 (type EQUN) for 12 StigmergyElection-PT-10a-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 69 (type SRCH) for 12 StigmergyElection-PT-10a-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 69 (type SRCH) for StigmergyElection-PT-10a-ReachabilityCardinality-04
lola: result : false
lola: markings : 17
lola: fired transitions : 16
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 66 (type FNDP) for StigmergyElection-PT-10a-ReachabilityCardinality-04 (obsolete)
lola: CANCELED task # 67 (type EQUN) for StigmergyElection-PT-10a-ReachabilityCardinality-04 (obsolete)
lola: CANCELED task # 70 (type EXCL) for StigmergyElection-PT-10a-ReachabilityCardinality-04 (obsolete)
lola: FINISHED task # 66 (type FNDP) for StigmergyElection-PT-10a-ReachabilityCardinality-04
lola: result : unknown
lola: fired transitions : 128
lola: tried executions : 20
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 92 (type FNDP) for StigmergyElection-PT-10a-ReachabilityCardinality-14
lola: result : true
lola: fired transitions : 16
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-93.sara.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-10a-ReachabilityCardinality-00: EF true findpath
StigmergyElection-PT-10a-ReachabilityCardinality-01: EF false tandem / insertion
StigmergyElection-PT-10a-ReachabilityCardinality-04: EF false tandem / insertion
StigmergyElection-PT-10a-ReachabilityCardinality-05: AG false tandem / insertion
StigmergyElection-PT-10a-ReachabilityCardinality-06: EF true tandem / insertion
StigmergyElection-PT-10a-ReachabilityCardinality-07: EF true tandem / insertion
StigmergyElection-PT-10a-ReachabilityCardinality-08: EF true tandem / insertion
StigmergyElection-PT-10a-ReachabilityCardinality-10: EF true tandem / insertion
StigmergyElection-PT-10a-ReachabilityCardinality-11: EF true tandem / insertion
StigmergyElection-PT-10a-ReachabilityCardinality-12: AG true tandem / insertion
StigmergyElection-PT-10a-ReachabilityCardinality-13: AG false tandem / insertion
StigmergyElection-PT-10a-ReachabilityCardinality-14: AG false tandem / insertion
StigmergyElection-PT-10a-ReachabilityCardinality-15: EF true tandem / insertion
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-10a-ReachabilityCardinality-02: AG 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-03: AG 0 0 0 0 1 0 0 0
StigmergyElection-PT-10a-ReachabilityCardinality-09: AG 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 150 secs. Pages in use: 3
# running tasks: 0 of 4 Visible: 16
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-67.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 135 (type EXCL) for 6 StigmergyElection-PT-10a-ReachabilityCardinality-02
lola: time limit : 1149 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 131 (type FNDP) for 6 StigmergyElection-PT-10a-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 132 (type EQUN) for 6 StigmergyElection-PT-10a-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 134 (type SRCH) for 6 StigmergyElection-PT-10a-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 134 (type SRCH) for StigmergyElection-PT-10a-ReachabilityCardinality-02
lola: result : false
lola: markings : 4
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 131 (type FNDP) for StigmergyElection-PT-10a-ReachabilityCardinality-02 (obsolete)
lola: CANCELED task # 132 (type EQUN) for StigmergyElection-PT-10a-ReachabilityCardinality-02 (obsolete)
lola: CANCELED task # 135 (type EXCL) for StigmergyElection-PT-10a-ReachabilityCardinality-02 (obsolete)
lola: FINISHED task # 131 (type FNDP) for StigmergyElection-PT-10a-ReachabilityCardinality-02
lola: result : unknown
lola: fired transitions : 175
lola: tried executions : 45
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-132.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 142 (type EXCL) for 27 StigmergyElection-PT-10a-ReachabilityCardinality-09
lola: time limit : 1722 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 138 (type FNDP) for 27 StigmergyElection-PT-10a-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 139 (type EQUN) for 27 StigmergyElection-PT-10a-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 141 (type SRCH) for 27 StigmergyElection-PT-10a-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 141 (type SRCH) for StigmergyElection-PT-10a-ReachabilityCardinality-09
lola: result : true
lola: markings : 3
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 138 (type FNDP) for StigmergyElection-PT-10a-ReachabilityCardinality-09 (obsolete)
lola: CANCELED task # 139 (type EQUN) for StigmergyElection-PT-10a-ReachabilityCardinality-09 (obsolete)
lola: CANCELED task # 142 (type EXCL) for StigmergyElection-PT-10a-ReachabilityCardinality-09 (obsolete)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-10a-ReachabilityCardinality-00: EF true findpath
StigmergyElection-PT-10a-ReachabilityCardinality-01: EF false tandem / insertion
StigmergyElection-PT-10a-ReachabilityCardinality-02: AG true tandem / insertion
StigmergyElection-PT-10a-ReachabilityCardinality-04: EF false tandem / insertion
StigmergyElection-PT-10a-ReachabilityCardinality-05: AG false tandem / insertion
StigmergyElection-PT-10a-ReachabilityCardinality-06: EF true tandem / insertion
StigmergyElection-PT-10a-ReachabilityCardinality-07: EF true tandem / insertion
StigmergyElection-PT-10a-ReachabilityCardinality-08: EF true tandem / insertion
StigmergyElection-PT-10a-ReachabilityCardinality-09: AG false tandem / insertion
StigmergyElection-PT-10a-ReachabilityCardinality-10: EF true tandem / insertion
StigmergyElection-PT-10a-ReachabilityCardinality-11: EF true tandem / insertion
StigmergyElection-PT-10a-ReachabilityCardinality-12: AG true tandem / insertion
StigmergyElection-PT-10a-ReachabilityCardinality-13: AG false tandem / insertion
StigmergyElection-PT-10a-ReachabilityCardinality-14: AG false tandem / insertion
StigmergyElection-PT-10a-ReachabilityCardinality-15: EF true tandem / insertion
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-10a-ReachabilityCardinality-03: AG 0 0 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 155 secs. Pages in use: 3
# running tasks: 0 of 4 Visible: 16
lola: FINISHED task # 138 (type FNDP) for StigmergyElection-PT-10a-ReachabilityCardinality-09
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-139.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 139 (type EQUN) for StigmergyElection-PT-10a-ReachabilityCardinality-09
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 149 (type EXCL) for 9 StigmergyElection-PT-10a-ReachabilityCardinality-03
lola: time limit : 3444 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 145 (type FNDP) for 9 StigmergyElection-PT-10a-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 146 (type EQUN) for 9 StigmergyElection-PT-10a-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 148 (type SRCH) for 9 StigmergyElection-PT-10a-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 149 (type EXCL) for StigmergyElection-PT-10a-ReachabilityCardinality-03
lola: result : false
lola: markings : 13
lola: fired transitions : 18
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 145 (type FNDP) for StigmergyElection-PT-10a-ReachabilityCardinality-03 (obsolete)
lola: CANCELED task # 146 (type EQUN) for StigmergyElection-PT-10a-ReachabilityCardinality-03 (obsolete)
lola: CANCELED task # 148 (type SRCH) for StigmergyElection-PT-10a-ReachabilityCardinality-03 (obsolete)
lola: Portfolio finished: no open formulas
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-10a-ReachabilityCardinality-00: EF true findpath
StigmergyElection-PT-10a-ReachabilityCardinality-01: EF false tandem / insertion
StigmergyElection-PT-10a-ReachabilityCardinality-02: AG true tandem / insertion
StigmergyElection-PT-10a-ReachabilityCardinality-03: AG true tandem / relaxed
StigmergyElection-PT-10a-ReachabilityCardinality-04: EF false tandem / insertion
StigmergyElection-PT-10a-ReachabilityCardinality-05: AG false tandem / insertion
StigmergyElection-PT-10a-ReachabilityCardinality-06: EF true tandem / insertion
StigmergyElection-PT-10a-ReachabilityCardinality-07: EF true tandem / insertion
StigmergyElection-PT-10a-ReachabilityCardinality-08: EF true tandem / insertion
StigmergyElection-PT-10a-ReachabilityCardinality-09: AG false tandem / insertion
StigmergyElection-PT-10a-ReachabilityCardinality-10: EF true tandem / insertion
StigmergyElection-PT-10a-ReachabilityCardinality-11: EF true tandem / insertion
StigmergyElection-PT-10a-ReachabilityCardinality-12: AG true tandem / insertion
StigmergyElection-PT-10a-ReachabilityCardinality-13: AG false tandem / insertion
StigmergyElection-PT-10a-ReachabilityCardinality-14: AG false tandem / insertion
StigmergyElection-PT-10a-ReachabilityCardinality-15: EF true tandem / insertion
Time elapsed: 156 secs. Pages in use: 3
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="StigmergyElection-PT-10a"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is StigmergyElection-PT-10a, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r455-smll-167912647700686"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/StigmergyElection-PT-10a.tgz
mv StigmergyElection-PT-10a execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;