Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r455-smll-167912647700670.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is StigmergyElection-PT-09a, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r455-smll-167912647700670
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 17M
-rw-r--r-- 1 mcc users 8.1K Feb 26 16:20 CTLCardinality.txt
-rw-r--r-- 1 mcc users 89K Feb 26 16:20 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.5K Feb 26 16:16 CTLFireability.txt
-rw-r--r-- 1 mcc users 49K Feb 26 16:16 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.9K Feb 25 17:15 LTLCardinality.txt
-rw-r--r-- 1 mcc users 27K Feb 25 17:15 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Feb 25 17:15 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 17:15 LTLFireability.xml
-rw-r--r-- 1 mcc users 6.5K Feb 26 16:29 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 61K Feb 26 16:29 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 8.0K Feb 26 16:25 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 64K Feb 26 16:25 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 17:15 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 17:15 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 17M Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME StigmergyElection-PT-09a-ReachabilityCardinality-00
FORMULA_NAME StigmergyElection-PT-09a-ReachabilityCardinality-01
FORMULA_NAME StigmergyElection-PT-09a-ReachabilityCardinality-02
FORMULA_NAME StigmergyElection-PT-09a-ReachabilityCardinality-03
FORMULA_NAME StigmergyElection-PT-09a-ReachabilityCardinality-04
FORMULA_NAME StigmergyElection-PT-09a-ReachabilityCardinality-05
FORMULA_NAME StigmergyElection-PT-09a-ReachabilityCardinality-06
FORMULA_NAME StigmergyElection-PT-09a-ReachabilityCardinality-07
FORMULA_NAME StigmergyElection-PT-09a-ReachabilityCardinality-08
FORMULA_NAME StigmergyElection-PT-09a-ReachabilityCardinality-09
FORMULA_NAME StigmergyElection-PT-09a-ReachabilityCardinality-10
FORMULA_NAME StigmergyElection-PT-09a-ReachabilityCardinality-11
FORMULA_NAME StigmergyElection-PT-09a-ReachabilityCardinality-12
FORMULA_NAME StigmergyElection-PT-09a-ReachabilityCardinality-13
FORMULA_NAME StigmergyElection-PT-09a-ReachabilityCardinality-14
FORMULA_NAME StigmergyElection-PT-09a-ReachabilityCardinality-15

=== Now, execution of the tool begins

BK_START 1679332039630

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=ReachabilityCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=StigmergyElection-PT-09a
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-20 17:07:23] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityCardinality, -timeout, 360, -rebuildPNML]
[2023-03-20 17:07:23] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-20 17:07:24] [INFO ] Load time of PNML (sax parser for PT used): 1277 ms
[2023-03-20 17:07:24] [INFO ] Transformed 128 places.
[2023-03-20 17:07:25] [INFO ] Transformed 18490 transitions.
[2023-03-20 17:07:25] [INFO ] Found NUPN structural information;
[2023-03-20 17:07:25] [INFO ] Parsed PT model containing 128 places and 18490 transitions and 329609 arcs in 1585 ms.
Parsed 16 properties from file /home/mcc/execution/ReachabilityCardinality.xml in 54 ms.
Working with output stream class java.io.PrintStream
Ensure Unique test removed 17295 transitions
Reduce redundant transitions removed 17295 transitions.
FORMULA StigmergyElection-PT-09a-ReachabilityCardinality-00 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA StigmergyElection-PT-09a-ReachabilityCardinality-02 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA StigmergyElection-PT-09a-ReachabilityCardinality-03 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA StigmergyElection-PT-09a-ReachabilityCardinality-04 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA StigmergyElection-PT-09a-ReachabilityCardinality-05 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA StigmergyElection-PT-09a-ReachabilityCardinality-07 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Incomplete random walk after 10000 steps, including 6 resets, run finished after 1104 ms. (steps per millisecond=9 ) properties (out of 10) seen :8
FORMULA StigmergyElection-PT-09a-ReachabilityCardinality-14 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA StigmergyElection-PT-09a-ReachabilityCardinality-13 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA StigmergyElection-PT-09a-ReachabilityCardinality-12 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA StigmergyElection-PT-09a-ReachabilityCardinality-11 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA StigmergyElection-PT-09a-ReachabilityCardinality-10 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA StigmergyElection-PT-09a-ReachabilityCardinality-09 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA StigmergyElection-PT-09a-ReachabilityCardinality-06 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA StigmergyElection-PT-09a-ReachabilityCardinality-01 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 55 ms. (steps per millisecond=181 ) properties (out of 2) seen :0
Incomplete Best-First random walk after 10001 steps, including 3 resets, run finished after 29 ms. (steps per millisecond=344 ) properties (out of 2) seen :0
Running SMT prover for 2 properties.
[2023-03-20 17:07:26] [INFO ] Flow matrix only has 1168 transitions (discarded 27 similar events)
// Phase 1: matrix 1168 rows 128 cols
[2023-03-20 17:07:26] [INFO ] Computed 10 place invariants in 46 ms
[2023-03-20 17:07:27] [INFO ] After 383ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:2
[2023-03-20 17:07:27] [INFO ] [Nat]Absence check using 10 positive place invariants in 17 ms returned sat
[2023-03-20 17:07:28] [INFO ] After 1013ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :2
[2023-03-20 17:07:28] [INFO ] State equation strengthened by 1066 read => feed constraints.
[2023-03-20 17:07:29] [INFO ] After 819ms SMT Verify possible using 1066 Read/Feed constraints in natural domain returned unsat :0 sat :2
[2023-03-20 17:07:30] [INFO ] Deduced a trap composed of 13 places in 669 ms of which 15 ms to minimize.
[2023-03-20 17:07:31] [INFO ] Deduced a trap composed of 12 places in 592 ms of which 3 ms to minimize.
[2023-03-20 17:07:31] [INFO ] Deduced a trap composed of 13 places in 446 ms of which 1 ms to minimize.
[2023-03-20 17:07:32] [INFO ] Deduced a trap composed of 12 places in 715 ms of which 3 ms to minimize.
[2023-03-20 17:07:32] [INFO ] Deduced a trap composed of 13 places in 459 ms of which 1 ms to minimize.
[2023-03-20 17:07:33] [INFO ] Deduced a trap composed of 12 places in 289 ms of which 0 ms to minimize.
[2023-03-20 17:07:33] [INFO ] Deduced a trap composed of 12 places in 292 ms of which 1 ms to minimize.
[2023-03-20 17:07:34] [INFO ] Deduced a trap composed of 12 places in 242 ms of which 1 ms to minimize.
[2023-03-20 17:07:34] [INFO ] Deduced a trap composed of 12 places in 236 ms of which 0 ms to minimize.
[2023-03-20 17:07:34] [INFO ] Deduced a trap composed of 12 places in 248 ms of which 0 ms to minimize.
[2023-03-20 17:07:35] [INFO ] Deduced a trap composed of 12 places in 241 ms of which 1 ms to minimize.
[2023-03-20 17:07:35] [INFO ] Deduced a trap composed of 12 places in 241 ms of which 1 ms to minimize.
[2023-03-20 17:07:35] [INFO ] Deduced a trap composed of 13 places in 196 ms of which 1 ms to minimize.
[2023-03-20 17:07:35] [INFO ] Deduced a trap composed of 12 places in 201 ms of which 1 ms to minimize.
[2023-03-20 17:07:36] [INFO ] Deduced a trap composed of 12 places in 151 ms of which 1 ms to minimize.
[2023-03-20 17:07:36] [INFO ] Deduced a trap composed of 12 places in 100 ms of which 0 ms to minimize.
[2023-03-20 17:07:36] [INFO ] Deduced a trap composed of 12 places in 109 ms of which 0 ms to minimize.
[2023-03-20 17:07:36] [INFO ] Trap strengthening (SAT) tested/added 18/17 trap constraints in 6965 ms
[2023-03-20 17:07:36] [INFO ] After 8100ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :2
Attempting to minimize the solution found.
Minimization took 379 ms.
[2023-03-20 17:07:37] [INFO ] After 9836ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :2
Parikh walk visited 0 properties in 17 ms.
Support contains 11 out of 128 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 128/128 places, 1195/1195 transitions.
Graph (complete) has 424 edges and 128 vertex of which 121 are kept as prefixes of interest. Removing 7 places using SCC suffix rule.23 ms
Discarding 7 places :
Also discarding 7 output transitions
Drop transitions removed 7 transitions
Drop transitions removed 26 transitions
Reduce isomorphic transitions removed 26 transitions.
Drop transitions removed 13 transitions
Trivial Post-agglo rules discarded 13 transitions
Performed 13 trivial Post agglomeration. Transition count delta: 13
Iterating post reduction 0 with 39 rules applied. Total rules applied 40 place count 121 transition count 1149
Reduce places removed 13 places and 0 transitions.
Ensure Unique test removed 13 transitions
Reduce isomorphic transitions removed 13 transitions.
Drop transitions removed 8 transitions
Trivial Post-agglo rules discarded 8 transitions
Performed 8 trivial Post agglomeration. Transition count delta: 8
Iterating post reduction 1 with 34 rules applied. Total rules applied 74 place count 108 transition count 1128
Reduce places removed 8 places and 0 transitions.
Iterating post reduction 2 with 8 rules applied. Total rules applied 82 place count 100 transition count 1128
Performed 14 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 14 Pre rules applied. Total rules applied 82 place count 100 transition count 1114
Deduced a syphon composed of 14 places in 1 ms
Reduce places removed 14 places and 0 transitions.
Iterating global reduction 3 with 28 rules applied. Total rules applied 110 place count 86 transition count 1114
Discarding 15 places :
Symmetric choice reduction at 3 with 15 rule applications. Total rules 125 place count 71 transition count 1099
Iterating global reduction 3 with 15 rules applied. Total rules applied 140 place count 71 transition count 1099
Discarding 13 places :
Symmetric choice reduction at 3 with 13 rule applications. Total rules 153 place count 58 transition count 1085
Iterating global reduction 3 with 13 rules applied. Total rules applied 166 place count 58 transition count 1085
Ensure Unique test removed 35 transitions
Reduce isomorphic transitions removed 35 transitions.
Iterating post reduction 3 with 35 rules applied. Total rules applied 201 place count 58 transition count 1050
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 202 place count 57 transition count 1049
Iterating global reduction 4 with 1 rules applied. Total rules applied 203 place count 57 transition count 1049
Ensure Unique test removed 32 transitions
Reduce isomorphic transitions removed 32 transitions.
Iterating post reduction 4 with 32 rules applied. Total rules applied 235 place count 57 transition count 1017
Performed 8 Post agglomeration using F-continuation condition.Transition count delta: 8
Deduced a syphon composed of 8 places in 1 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 5 with 16 rules applied. Total rules applied 251 place count 49 transition count 1009
Discarding 8 places :
Symmetric choice reduction at 5 with 8 rule applications. Total rules 259 place count 41 transition count 1001
Iterating global reduction 5 with 8 rules applied. Total rules applied 267 place count 41 transition count 1001
Drop transitions removed 7 transitions
Redundant transition composition rules discarded 7 transitions
Iterating global reduction 5 with 7 rules applied. Total rules applied 274 place count 41 transition count 994
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 5 with 2 rules applied. Total rules applied 276 place count 40 transition count 993
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 277 place count 39 transition count 992
Iterating global reduction 5 with 1 rules applied. Total rules applied 278 place count 39 transition count 992
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 279 place count 39 transition count 991
Partial Free-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 6 with 1 rules applied. Total rules applied 280 place count 39 transition count 991
Applied a total of 280 rules in 1140 ms. Remains 39 /128 variables (removed 89) and now considering 991/1195 (removed 204) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1141 ms. Remains : 39/128 places, 991/1195 transitions.
Incomplete random walk after 10000 steps, including 4 resets, run finished after 903 ms. (steps per millisecond=11 ) properties (out of 2) seen :1
FORMULA StigmergyElection-PT-09a-ReachabilityCardinality-15 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 19 ms. (steps per millisecond=526 ) properties (out of 1) seen :0
Running SMT prover for 1 properties.
// Phase 1: matrix 991 rows 39 cols
[2023-03-20 17:07:39] [INFO ] Computed 8 place invariants in 11 ms
[2023-03-20 17:07:39] [INFO ] After 27ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:1
[2023-03-20 17:07:39] [INFO ] [Nat]Absence check using 8 positive place invariants in 2 ms returned sat
[2023-03-20 17:07:39] [INFO ] After 362ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :1
[2023-03-20 17:07:40] [INFO ] State equation strengthened by 973 read => feed constraints.
[2023-03-20 17:07:40] [INFO ] After 227ms SMT Verify possible using 973 Read/Feed constraints in natural domain returned unsat :0 sat :1
[2023-03-20 17:07:40] [INFO ] Deduced a trap composed of 4 places in 320 ms of which 1 ms to minimize.
[2023-03-20 17:07:41] [INFO ] Deduced a trap composed of 4 places in 267 ms of which 1 ms to minimize.
[2023-03-20 17:07:41] [INFO ] Deduced a trap composed of 6 places in 180 ms of which 0 ms to minimize.
[2023-03-20 17:07:41] [INFO ] Deduced a trap composed of 5 places in 139 ms of which 1 ms to minimize.
[2023-03-20 17:07:41] [INFO ] Deduced a trap composed of 5 places in 134 ms of which 1 ms to minimize.
[2023-03-20 17:07:41] [INFO ] Deduced a trap composed of 5 places in 92 ms of which 0 ms to minimize.
[2023-03-20 17:07:41] [INFO ] Trap strengthening (SAT) tested/added 7/6 trap constraints in 1388 ms
[2023-03-20 17:07:41] [INFO ] After 1736ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :1
Attempting to minimize the solution found.
Minimization took 144 ms.
[2023-03-20 17:07:41] [INFO ] After 2628ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :1
Parikh walk visited 0 properties in 4 ms.
Support contains 10 out of 39 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 39/39 places, 991/991 transitions.
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 1 place count 38 transition count 990
Iterating global reduction 0 with 1 rules applied. Total rules applied 2 place count 38 transition count 990
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 0 with 1 rules applied. Total rules applied 3 place count 38 transition count 989
Partial Free-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 0 with 1 rules applied. Total rules applied 4 place count 38 transition count 989
Applied a total of 4 rules in 663 ms. Remains 38 /39 variables (removed 1) and now considering 989/991 (removed 2) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 665 ms. Remains : 38/39 places, 989/991 transitions.
Finished random walk after 7670 steps, including 2 resets, run visited all 1 properties in 593 ms. (steps per millisecond=12 )
FORMULA StigmergyElection-PT-09a-ReachabilityCardinality-08 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
All properties solved without resorting to model-checking.
Total runtime 19849 ms.
starting LoLA
BK_INPUT StigmergyElection-PT-09a
BK_EXAMINATION: ReachabilityCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution
ReachabilityCardinality

FORMULA StigmergyElection-PT-09a-ReachabilityCardinality-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-09a-ReachabilityCardinality-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-09a-ReachabilityCardinality-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-09a-ReachabilityCardinality-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-09a-ReachabilityCardinality-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-09a-ReachabilityCardinality-12 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-09a-ReachabilityCardinality-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-09a-ReachabilityCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-09a-ReachabilityCardinality-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-09a-ReachabilityCardinality-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-09a-ReachabilityCardinality-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-09a-ReachabilityCardinality-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-09a-ReachabilityCardinality-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-09a-ReachabilityCardinality-07 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-09a-ReachabilityCardinality-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-09a-ReachabilityCardinality-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679332087699

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination ReachabilityCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/ReachabilityCardinality.xml
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 2.000000 secs.
lola: Created skeleton in 1.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-09a-ReachabilityCardinality-00: EF 0 0 0 0 1 0 0 0
StigmergyElection-PT-09a-ReachabilityCardinality-01: AG 0 0 0 0 1 0 0 0
StigmergyElection-PT-09a-ReachabilityCardinality-02: AG 0 0 0 0 1 0 0 0
StigmergyElection-PT-09a-ReachabilityCardinality-03: AG 0 0 0 0 1 0 0 0
StigmergyElection-PT-09a-ReachabilityCardinality-04: EF 0 0 0 0 1 0 0 0
StigmergyElection-PT-09a-ReachabilityCardinality-05: AG 0 0 0 0 1 0 0 0
StigmergyElection-PT-09a-ReachabilityCardinality-06: EF 0 0 0 0 1 0 0 0
StigmergyElection-PT-09a-ReachabilityCardinality-07: EF 0 0 0 0 1 0 0 0
StigmergyElection-PT-09a-ReachabilityCardinality-08: EF 0 0 0 0 1 0 0 0
StigmergyElection-PT-09a-ReachabilityCardinality-09: AG 0 0 0 0 1 0 0 0
StigmergyElection-PT-09a-ReachabilityCardinality-10: EF 0 0 0 0 0 0 0 0
StigmergyElection-PT-09a-ReachabilityCardinality-11: AG 0 0 0 0 1 0 0 0
StigmergyElection-PT-09a-ReachabilityCardinality-12: AG 0 0 0 0 0 0 0 0
StigmergyElection-PT-09a-ReachabilityCardinality-13: AG 0 0 0 0 0 0 0 0
StigmergyElection-PT-09a-ReachabilityCardinality-14: AG 0 0 0 0 0 0 0 0
StigmergyElection-PT-09a-ReachabilityCardinality-15: AG 0 0 0 0 0 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 18 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 65 (type EXCL) for 30 StigmergyElection-PT-09a-ReachabilityCardinality-10
lola: time limit : 223 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 53 (type FNDP) for 12 StigmergyElection-PT-09a-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 56 (type EQUN) for 12 StigmergyElection-PT-09a-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 59 (type SRCH) for 12 StigmergyElection-PT-09a-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 65 (type EXCL) for StigmergyElection-PT-09a-ReachabilityCardinality-10
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 78 (type EXCL) for 3 StigmergyElection-PT-09a-ReachabilityCardinality-01
lola: time limit : 238 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 78 (type EXCL) for StigmergyElection-PT-09a-ReachabilityCardinality-01
lola: result : true
lola: markings : 19
lola: fired transitions : 18
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 127 (type EXCL) for 9 StigmergyElection-PT-09a-ReachabilityCardinality-03
lola: time limit : 255 sec
lola: memory limit: 32 pages
lola: FINISHED task # 59 (type SRCH) for StigmergyElection-PT-09a-ReachabilityCardinality-04
lola: result : false
lola: markings : 5104
lola: fired transitions : 9053
lola: time used : 1.000000
lola: memory pages used : 1
lola: CANCELED task # 53 (type FNDP) for StigmergyElection-PT-09a-ReachabilityCardinality-04 (obsolete)
lola: CANCELED task # 56 (type EQUN) for StigmergyElection-PT-09a-ReachabilityCardinality-04 (obsolete)
lola: LAUNCH task # 80 (type FNDP) for 27 StigmergyElection-PT-09a-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 81 (type EQUN) for 27 StigmergyElection-PT-09a-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 83 (type SRCH) for 27 StigmergyElection-PT-09a-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 83 (type SRCH) for StigmergyElection-PT-09a-ReachabilityCardinality-09
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 80 (type FNDP) for StigmergyElection-PT-09a-ReachabilityCardinality-09 (obsolete)
lola: CANCELED task # 81 (type EQUN) for StigmergyElection-PT-09a-ReachabilityCardinality-09 (obsolete)
lola: LAUNCH task # 95 (type FNDP) for 33 StigmergyElection-PT-09a-ReachabilityCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 96 (type EQUN) for 33 StigmergyElection-PT-09a-ReachabilityCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 98 (type SRCH) for 33 StigmergyElection-PT-09a-ReachabilityCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 80 (type FNDP) for StigmergyElection-PT-09a-ReachabilityCardinality-09
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 53 (type FNDP) for StigmergyElection-PT-09a-ReachabilityCardinality-04
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: result : unknown
lola: fired transitions : 703
lola: tried executions : 4
lola: time used : 1.000000
lola: memory pages used : 0
lola: FINISHED task # 95 (type FNDP) for StigmergyElection-PT-09a-ReachabilityCardinality-11
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 96 (type EQUN) for StigmergyElection-PT-09a-ReachabilityCardinality-11 (obsolete)
lola: CANCELED task # 98 (type SRCH) for StigmergyElection-PT-09a-ReachabilityCardinality-11 (obsolete)
lola: LAUNCH task # 116 (type FNDP) for 36 StigmergyElection-PT-09a-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 117 (type EQUN) for 36 StigmergyElection-PT-09a-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 119 (type SRCH) for 36 StigmergyElection-PT-09a-ReachabilityCardinality-12
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 119 (type SRCH) for StigmergyElection-PT-09a-ReachabilityCardinality-12
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: sara: memory pages used : 1try reading problem file /home/mcc/execution/ReachabilityCardinality-81.sara.

lola: CANCELED task # 116 (type FNDP) for StigmergyElection-PT-09a-ReachabilityCardinality-12 (obsolete)
lola: CANCELED task # 117 (type EQUN) for StigmergyElection-PT-09a-ReachabilityCardinality-12 (obsolete)
lola: LAUNCH task # 148 (type FNDP) for 45 StigmergyElection-PT-09a-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 149 (type EQUN) for 45 StigmergyElection-PT-09a-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 151 (type SRCH) for 45 StigmergyElection-PT-09a-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 151 (type SRCH) for StigmergyElection-PT-09a-ReachabilityCardinality-15
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 148 (type FNDP) for StigmergyElection-PT-09a-ReachabilityCardinality-15 (obsolete)
lola: CANCELED task # 149 (type EQUN) for StigmergyElection-PT-09a-ReachabilityCardinality-15 (obsolete)
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-96.sara.
sara: place or transition ordering is non-deterministic

lola: LAUNCH task # 141 (type FNDP) for 0 StigmergyElection-PT-09a-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 142 (type EQUN) for 0 StigmergyElection-PT-09a-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 144 (type SRCH) for 0 StigmergyElection-PT-09a-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 96 (type EQUN) for StigmergyElection-PT-09a-ReachabilityCardinality-11
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-117.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 81 (type EQUN) for StigmergyElection-PT-09a-ReachabilityCardinality-09
lola: result : true
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-149.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 117 (type EQUN) for StigmergyElection-PT-09a-ReachabilityCardinality-12
lola: result : true
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-142.sara.
lola: FINISHED task # 116 (type FNDP) for StigmergyElection-PT-09a-ReachabilityCardinality-12
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 144 (type SRCH) for StigmergyElection-PT-09a-ReachabilityCardinality-00
lola: result : false
lola: markings : 24
lola: fired transitions : 33
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 149 (type EQUN) for StigmergyElection-PT-09a-ReachabilityCardinality-15
lola: result : true
lola: FINISHED task # 148 (type FNDP) for StigmergyElection-PT-09a-ReachabilityCardinality-15
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 141 (type FNDP) for StigmergyElection-PT-09a-ReachabilityCardinality-00 (obsolete)
lola: CANCELED task # 142 (type EQUN) for StigmergyElection-PT-09a-ReachabilityCardinality-00 (obsolete)
lola: LAUNCH task # 58 (type FNDP) for 39 StigmergyElection-PT-09a-ReachabilityCardinality-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 62 (type EQUN) for 39 StigmergyElection-PT-09a-ReachabilityCardinality-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 67 (type SRCH) for 39 StigmergyElection-PT-09a-ReachabilityCardinality-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 141 (type FNDP) for StigmergyElection-PT-09a-ReachabilityCardinality-00
lola: result : unknown
lola: fired transitions : 41421
lola: tried executions : 641
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 67 (type SRCH) for StigmergyElection-PT-09a-ReachabilityCardinality-13
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 58 (type FNDP) for StigmergyElection-PT-09a-ReachabilityCardinality-13 (obsolete)
lola: CANCELED task # 62 (type EQUN) for StigmergyElection-PT-09a-ReachabilityCardinality-13 (obsolete)
lola: LAUNCH task # 135 (type FNDP) for 18 StigmergyElection-PT-09a-ReachabilityCardinality-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 136 (type EQUN) for 18 StigmergyElection-PT-09a-ReachabilityCardinality-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 138 (type SRCH) for 18 StigmergyElection-PT-09a-ReachabilityCardinality-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 58 (type FNDP) for StigmergyElection-PT-09a-ReachabilityCardinality-13
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 138 (type SRCH) for StigmergyElection-PT-09a-ReachabilityCardinality-06
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 135 (type FNDP) for StigmergyElection-PT-09a-ReachabilityCardinality-06 (obsolete)
lola: CANCELED task # 136 (type EQUN) for StigmergyElection-PT-09a-ReachabilityCardinality-06 (obsolete)
lola: LAUNCH task # 109 (type FNDP) for 15 StigmergyElection-PT-09a-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 110 (type EQUN) for 15 StigmergyElection-PT-09a-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 112 (type SRCH) for 15 StigmergyElection-PT-09a-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-62.sara.

lola: FINISHED task # 142 (type EQUN) for StigmergyElection-PT-09a-ReachabilityCardinality-00
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: result : unknown
lola: FINISHED task # 135 (type FNDP) for StigmergyElection-PT-09a-ReachabilityCardinality-06
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-136.sara.

sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-110.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 62 (type EQUN) for StigmergyElection-PT-09a-ReachabilityCardinality-13
lola: result : true
lola: FINISHED task # 112 (type SRCH) for StigmergyElection-PT-09a-ReachabilityCardinality-05
lola: result : false
lola: markings : 8
lola: fired transitions : 13
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 109 (type FNDP) for StigmergyElection-PT-09a-ReachabilityCardinality-05 (obsolete)
lola: CANCELED task # 110 (type EQUN) for StigmergyElection-PT-09a-ReachabilityCardinality-05 (obsolete)
lola: LAUNCH task # 49 (type FNDP) for 6 StigmergyElection-PT-09a-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 50 (type EQUN) for 6 StigmergyElection-PT-09a-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 92 (type SRCH) for 6 StigmergyElection-PT-09a-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 92 (type SRCH) for StigmergyElection-PT-09a-ReachabilityCardinality-02
lola: result : false
lola: markings : 135
lola: fired transitions : 240
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 109 (type FNDP) for StigmergyElection-PT-09a-ReachabilityCardinality-05
lola: result : unknown
lola: fired transitions : 176840
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-50.sara.
sara: place or transition ordering is non-deterministic

lola: CANCELED task # 49 (type FNDP) for StigmergyElection-PT-09a-ReachabilityCardinality-02 (obsolete)
lola: CANCELED task # 50 (type EQUN) for StigmergyElection-PT-09a-ReachabilityCardinality-02 (obsolete)
lola: LAUNCH task # 129 (type FNDP) for 24 StigmergyElection-PT-09a-ReachabilityCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 130 (type EQUN) for 24 StigmergyElection-PT-09a-ReachabilityCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 132 (type SRCH) for 24 StigmergyElection-PT-09a-ReachabilityCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 136 (type EQUN) for StigmergyElection-PT-09a-ReachabilityCardinality-06
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 110 (type EQUN) for StigmergyElection-PT-09a-ReachabilityCardinality-05
lola: result : false
lola: FINISHED task # 50 (type EQUN) for StigmergyElection-PT-09a-ReachabilityCardinality-02
lola: result : false
lola: FINISHED task # 132 (type SRCH) for StigmergyElection-PT-09a-ReachabilityCardinality-08
lola: result : true
lola: markings : 15
lola: fired transitions : 14
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 129 (type FNDP) for StigmergyElection-PT-09a-ReachabilityCardinality-08 (obsolete)
lola: CANCELED task # 130 (type EQUN) for StigmergyElection-PT-09a-ReachabilityCardinality-08 (obsolete)
lola: LAUNCH task # 86 (type FNDP) for 21 StigmergyElection-PT-09a-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 87 (type EQUN) for 21 StigmergyElection-PT-09a-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 89 (type SRCH) for 21 StigmergyElection-PT-09a-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 130 (type EQUN) for StigmergyElection-PT-09a-ReachabilityCardinality-08
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 129 (type FNDP) for StigmergyElection-PT-09a-ReachabilityCardinality-08
lola: result : true
lola: fired transitions : 13
lola: tried executions : 1
lola: time used : 1.000000
lola: memory pages used : 0
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-09a-ReachabilityCardinality-00: EF false tandem / insertion
StigmergyElection-PT-09a-ReachabilityCardinality-01: AG false tandem / relaxed
StigmergyElection-PT-09a-ReachabilityCardinality-02: AG true tandem / insertion
StigmergyElection-PT-09a-ReachabilityCardinality-04: EF false tandem / insertion
StigmergyElection-PT-09a-ReachabilityCardinality-05: AG true tandem / insertion
StigmergyElection-PT-09a-ReachabilityCardinality-06: EF true tandem / insertion
StigmergyElection-PT-09a-ReachabilityCardinality-08: EF true tandem / insertion
StigmergyElection-PT-09a-ReachabilityCardinality-09: AG false tandem / insertion
StigmergyElection-PT-09a-ReachabilityCardinality-10: EF true tandem / relaxed
StigmergyElection-PT-09a-ReachabilityCardinality-11: AG false findpath
StigmergyElection-PT-09a-ReachabilityCardinality-12: AG false tandem / insertion
StigmergyElection-PT-09a-ReachabilityCardinality-13: AG false tandem / insertion
StigmergyElection-PT-09a-ReachabilityCardinality-15: AG false tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-09a-ReachabilityCardinality-03: AG 0 4 1 0 1 0 0 0
StigmergyElection-PT-09a-ReachabilityCardinality-07: EF 0 2 3 0 1 0 0 0
StigmergyElection-PT-09a-ReachabilityCardinality-14: AG 0 5 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
86 EF FNDP 0/894 0/5 StigmergyElection-PT-09a-ReachabilityCardinality-07 --
87 EF STEQ 0/894 0/5 StigmergyElection-PT-09a-ReachabilityCardinality-07 sara not yet started (preprocessing).
89 EF SRCH 0/894 1/5 StigmergyElection-PT-09a-ReachabilityCardinality-07 538 m, 107 m/sec, 758 t fired, .
127 EF EXCL 2/1193 1/32 StigmergyElection-PT-09a-ReachabilityCardinality-03 386 m, 77 m/sec, 641 t fired, .

Time elapsed: 23 secs. Pages in use: 3
# running tasks: 4 of 4 Visible: 16
lola: FINISHED task # 89 (type SRCH) for StigmergyElection-PT-09a-ReachabilityCardinality-07
lola: result : false
lola: markings : 1564
lola: fired transitions : 2596
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 86 (type FNDP) for StigmergyElection-PT-09a-ReachabilityCardinality-07 (obsolete)
lola: CANCELED task # 87 (type EQUN) for StigmergyElection-PT-09a-ReachabilityCardinality-07 (obsolete)
lola: LAUNCH task # 102 (type FNDP) for 42 StigmergyElection-PT-09a-ReachabilityCardinality-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 103 (type EQUN) for 42 StigmergyElection-PT-09a-ReachabilityCardinality-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 105 (type SRCH) for 42 StigmergyElection-PT-09a-ReachabilityCardinality-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 86 (type FNDP) for StigmergyElection-PT-09a-ReachabilityCardinality-07
lola: result : unknown
lola: fired transitions : 11
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 102 (type FNDP) for StigmergyElection-PT-09a-ReachabilityCardinality-14
lola: result : true
lola: fired transitions : 13
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 103 (type EQUN) for StigmergyElection-PT-09a-ReachabilityCardinality-14 (obsolete)
lola: CANCELED task # 105 (type SRCH) for StigmergyElection-PT-09a-ReachabilityCardinality-14 (obsolete)
lola: LAUNCH task # 122 (type FNDP) for 9 StigmergyElection-PT-09a-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 123 (type EQUN) for 9 StigmergyElection-PT-09a-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 126 (type SRCH) for 9 StigmergyElection-PT-09a-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-87.sara.
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-103.sara.
lola: FINISHED task # 126 (type SRCH) for StigmergyElection-PT-09a-ReachabilityCardinality-03
lola: result : false
lola: markings : 1555
lola: fired transitions : 2585
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 122 (type FNDP) for StigmergyElection-PT-09a-ReachabilityCardinality-03 (obsolete)
lola: CANCELED task # 123 (type EQUN) for StigmergyElection-PT-09a-ReachabilityCardinality-03 (obsolete)
lola: CANCELED task # 127 (type EXCL) for StigmergyElection-PT-09a-ReachabilityCardinality-03 (obsolete)
lola: Portfolio finished: no open formulas

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-09a-ReachabilityCardinality-00: EF false tandem / insertion
StigmergyElection-PT-09a-ReachabilityCardinality-01: AG false tandem / relaxed
StigmergyElection-PT-09a-ReachabilityCardinality-02: AG true tandem / insertion
StigmergyElection-PT-09a-ReachabilityCardinality-03: AG true tandem / insertion
StigmergyElection-PT-09a-ReachabilityCardinality-04: EF false tandem / insertion
StigmergyElection-PT-09a-ReachabilityCardinality-05: AG true tandem / insertion
StigmergyElection-PT-09a-ReachabilityCardinality-06: EF true tandem / insertion
StigmergyElection-PT-09a-ReachabilityCardinality-07: EF false tandem / insertion
StigmergyElection-PT-09a-ReachabilityCardinality-08: EF true tandem / insertion
StigmergyElection-PT-09a-ReachabilityCardinality-09: AG false tandem / insertion
StigmergyElection-PT-09a-ReachabilityCardinality-10: EF true tandem / relaxed
StigmergyElection-PT-09a-ReachabilityCardinality-11: AG false findpath
StigmergyElection-PT-09a-ReachabilityCardinality-12: AG false tandem / insertion
StigmergyElection-PT-09a-ReachabilityCardinality-13: AG false tandem / insertion
StigmergyElection-PT-09a-ReachabilityCardinality-14: AG false findpath
StigmergyElection-PT-09a-ReachabilityCardinality-15: AG false tandem / insertion


Time elapsed: 23 secs. Pages in use: 3

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="StigmergyElection-PT-09a"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is StigmergyElection-PT-09a, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r455-smll-167912647700670"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/StigmergyElection-PT-09a.tgz
mv StigmergyElection-PT-09a execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;