Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r455-smll-167912647600610.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
.............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is StigmergyElection-PT-05b, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r455-smll-167912647600610
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 888K
-rw-r--r-- 1 mcc users 6.6K Feb 26 16:30 CTLCardinality.txt
-rw-r--r-- 1 mcc users 68K Feb 26 16:30 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.3K Feb 26 16:29 CTLFireability.txt
-rw-r--r-- 1 mcc users 60K Feb 26 16:29 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.8K Feb 25 17:14 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Feb 25 17:14 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Feb 25 17:14 LTLFireability.txt
-rw-r--r-- 1 mcc users 17K Feb 25 17:14 LTLFireability.xml
-rw-r--r-- 1 mcc users 14K Feb 26 16:30 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 149K Feb 26 16:30 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.4K Feb 26 16:30 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 61K Feb 26 16:30 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 17:14 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 17:14 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 428K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME StigmergyElection-PT-05b-CTLFireability-00
FORMULA_NAME StigmergyElection-PT-05b-CTLFireability-01
FORMULA_NAME StigmergyElection-PT-05b-CTLFireability-02
FORMULA_NAME StigmergyElection-PT-05b-CTLFireability-03
FORMULA_NAME StigmergyElection-PT-05b-CTLFireability-04
FORMULA_NAME StigmergyElection-PT-05b-CTLFireability-05
FORMULA_NAME StigmergyElection-PT-05b-CTLFireability-06
FORMULA_NAME StigmergyElection-PT-05b-CTLFireability-07
FORMULA_NAME StigmergyElection-PT-05b-CTLFireability-08
FORMULA_NAME StigmergyElection-PT-05b-CTLFireability-09
FORMULA_NAME StigmergyElection-PT-05b-CTLFireability-10
FORMULA_NAME StigmergyElection-PT-05b-CTLFireability-11
FORMULA_NAME StigmergyElection-PT-05b-CTLFireability-12
FORMULA_NAME StigmergyElection-PT-05b-CTLFireability-13
FORMULA_NAME StigmergyElection-PT-05b-CTLFireability-14
FORMULA_NAME StigmergyElection-PT-05b-CTLFireability-15

=== Now, execution of the tool begins

BK_START 1679317394776

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=StigmergyElection-PT-05b
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-20 13:03:17] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-20 13:03:17] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-20 13:03:17] [INFO ] Load time of PNML (sax parser for PT used): 200 ms
[2023-03-20 13:03:17] [INFO ] Transformed 699 places.
[2023-03-20 13:03:17] [INFO ] Transformed 1266 transitions.
[2023-03-20 13:03:17] [INFO ] Found NUPN structural information;
[2023-03-20 13:03:17] [INFO ] Parsed PT model containing 699 places and 1266 transitions and 6741 arcs in 310 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 14 ms.
Support contains 112 out of 699 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 699/699 places, 1266/1266 transitions.
Discarding 76 places :
Symmetric choice reduction at 0 with 76 rule applications. Total rules 76 place count 623 transition count 1190
Iterating global reduction 0 with 76 rules applied. Total rules applied 152 place count 623 transition count 1190
Discarding 37 places :
Symmetric choice reduction at 0 with 37 rule applications. Total rules 189 place count 586 transition count 1153
Iterating global reduction 0 with 37 rules applied. Total rules applied 226 place count 586 transition count 1153
Discarding 10 places :
Symmetric choice reduction at 0 with 10 rule applications. Total rules 236 place count 576 transition count 1143
Iterating global reduction 0 with 10 rules applied. Total rules applied 246 place count 576 transition count 1143
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 249 place count 573 transition count 1140
Iterating global reduction 0 with 3 rules applied. Total rules applied 252 place count 573 transition count 1140
Applied a total of 252 rules in 240 ms. Remains 573 /699 variables (removed 126) and now considering 1140/1266 (removed 126) transitions.
// Phase 1: matrix 1140 rows 573 cols
[2023-03-20 13:03:18] [INFO ] Computed 6 place invariants in 43 ms
[2023-03-20 13:03:18] [INFO ] Implicit Places using invariants in 472 ms returned []
[2023-03-20 13:03:18] [INFO ] Invariant cache hit.
[2023-03-20 13:03:19] [INFO ] Implicit Places using invariants and state equation in 694 ms returned []
Implicit Place search using SMT with State Equation took 1332 ms to find 0 implicit places.
[2023-03-20 13:03:19] [INFO ] Invariant cache hit.
[2023-03-20 13:03:20] [INFO ] Dead Transitions using invariants and state equation in 1145 ms found 0 transitions.
Starting structural reductions in LTL mode, iteration 1 : 573/699 places, 1140/1266 transitions.
Finished structural reductions in LTL mode , in 1 iterations and 2722 ms. Remains : 573/699 places, 1140/1266 transitions.
Support contains 112 out of 573 places after structural reductions.
[2023-03-20 13:03:21] [INFO ] Flatten gal took : 215 ms
[2023-03-20 13:03:21] [INFO ] Flatten gal took : 123 ms
[2023-03-20 13:03:21] [INFO ] Input system was already deterministic with 1140 transitions.
Support contains 111 out of 573 places (down from 112) after GAL structural reductions.
Incomplete random walk after 10000 steps, including 112 resets, run finished after 785 ms. (steps per millisecond=12 ) properties (out of 97) seen :29
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=77 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 13 ms. (steps per millisecond=76 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 16 ms. (steps per millisecond=62 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=50 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 11 ms. (steps per millisecond=91 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1000 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 68) seen :0
Incomplete Best-First random walk after 1001 steps, including 2 resets, run finished after 10 ms. (steps per millisecond=100 ) properties (out of 68) seen :0
Running SMT prover for 68 properties.
[2023-03-20 13:03:22] [INFO ] Invariant cache hit.
[2023-03-20 13:03:24] [INFO ] [Real]Absence check using 6 positive place invariants in 10 ms returned sat
[2023-03-20 13:03:24] [INFO ] After 1144ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:68
[2023-03-20 13:03:25] [INFO ] [Nat]Absence check using 6 positive place invariants in 8 ms returned sat
[2023-03-20 13:03:32] [INFO ] After 6366ms SMT Verify possible using state equation in natural domain returned unsat :9 sat :59
[2023-03-20 13:03:36] [INFO ] Deduced a trap composed of 172 places in 579 ms of which 15 ms to minimize.
[2023-03-20 13:03:36] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 710 ms
[2023-03-20 13:03:37] [INFO ] Deduced a trap composed of 174 places in 796 ms of which 2 ms to minimize.
[2023-03-20 13:03:38] [INFO ] Deduced a trap composed of 170 places in 550 ms of which 1 ms to minimize.
[2023-03-20 13:03:38] [INFO ] Deduced a trap composed of 169 places in 473 ms of which 1 ms to minimize.
[2023-03-20 13:03:38] [INFO ] Trap strengthening (SAT) tested/added 4/3 trap constraints in 1997 ms
[2023-03-20 13:03:42] [INFO ] After 16541ms SMT Verify possible using trap constraints in natural domain returned unsat :9 sat :59
Attempting to minimize the solution found.
Minimization took 4054 ms.
[2023-03-20 13:03:46] [INFO ] After 22161ms SMT Verify possible using all constraints in natural domain returned unsat :9 sat :59
Fused 68 Parikh solutions to 59 different solutions.
Parikh walk visited 17 properties in 1047 ms.
Support contains 63 out of 573 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 573/573 places, 1140/1140 transitions.
Graph (trivial) has 478 edges and 573 vertex of which 39 / 573 are part of one of the 8 SCC in 6 ms
Free SCC test removed 31 places
Drop transitions removed 42 transitions
Reduce isomorphic transitions removed 42 transitions.
Graph (complete) has 1118 edges and 542 vertex of which 538 are kept as prefixes of interest. Removing 4 places using SCC suffix rule.9 ms
Discarding 4 places :
Also discarding 0 output transitions
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Drop transitions removed 282 transitions
Trivial Post-agglo rules discarded 282 transitions
Performed 282 trivial Post agglomeration. Transition count delta: 282
Iterating post reduction 0 with 285 rules applied. Total rules applied 287 place count 538 transition count 813
Reduce places removed 282 places and 0 transitions.
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 7 transitions.
Drop transitions removed 8 transitions
Trivial Post-agglo rules discarded 8 transitions
Performed 8 trivial Post agglomeration. Transition count delta: 8
Iterating post reduction 1 with 297 rules applied. Total rules applied 584 place count 256 transition count 798
Reduce places removed 8 places and 0 transitions.
Performed 33 Post agglomeration using F-continuation condition.Transition count delta: 33
Iterating post reduction 2 with 41 rules applied. Total rules applied 625 place count 248 transition count 765
Reduce places removed 33 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 3 with 35 rules applied. Total rules applied 660 place count 215 transition count 763
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 661 place count 214 transition count 763
Performed 24 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 5 with 24 Pre rules applied. Total rules applied 661 place count 214 transition count 739
Deduced a syphon composed of 24 places in 2 ms
Reduce places removed 24 places and 0 transitions.
Iterating global reduction 5 with 48 rules applied. Total rules applied 709 place count 190 transition count 739
Discarding 6 places :
Symmetric choice reduction at 5 with 6 rule applications. Total rules 715 place count 184 transition count 733
Iterating global reduction 5 with 6 rules applied. Total rules applied 721 place count 184 transition count 733
Performed 26 Post agglomeration using F-continuation condition.Transition count delta: 26
Deduced a syphon composed of 26 places in 2 ms
Reduce places removed 26 places and 0 transitions.
Iterating global reduction 5 with 52 rules applied. Total rules applied 773 place count 158 transition count 707
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 5 with 3 rules applied. Total rules applied 776 place count 158 transition count 704
Discarding 4 places :
Symmetric choice reduction at 6 with 4 rule applications. Total rules 780 place count 154 transition count 700
Iterating global reduction 6 with 4 rules applied. Total rules applied 784 place count 154 transition count 700
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 6 with 4 rules applied. Total rules applied 788 place count 152 transition count 698
Performed 11 Post agglomeration using F-continuation condition with reduction of 4 identical transitions.
Deduced a syphon composed of 11 places in 1 ms
Reduce places removed 11 places and 0 transitions.
Iterating global reduction 6 with 22 rules applied. Total rules applied 810 place count 141 transition count 699
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 811 place count 141 transition count 698
Drop transitions removed 4 transitions
Redundant transition composition rules discarded 4 transitions
Iterating global reduction 7 with 4 rules applied. Total rules applied 815 place count 141 transition count 694
Free-agglomeration rule applied 15 times.
Iterating global reduction 7 with 15 rules applied. Total rules applied 830 place count 141 transition count 679
Reduce places removed 15 places and 0 transitions.
Iterating post reduction 7 with 15 rules applied. Total rules applied 845 place count 126 transition count 679
Partial Free-agglomeration rule applied 3 times.
Drop transitions removed 3 transitions
Iterating global reduction 8 with 3 rules applied. Total rules applied 848 place count 126 transition count 679
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 8 with 1 rules applied. Total rules applied 849 place count 126 transition count 678
Applied a total of 849 rules in 330 ms. Remains 126 /573 variables (removed 447) and now considering 678/1140 (removed 462) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 330 ms. Remains : 126/573 places, 678/1140 transitions.
Incomplete random walk after 10000 steps, including 761 resets, run finished after 646 ms. (steps per millisecond=15 ) properties (out of 42) seen :10
Incomplete Best-First random walk after 1001 steps, including 12 resets, run finished after 12 ms. (steps per millisecond=83 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 12 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1000 steps, including 12 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1000 steps, including 14 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 12 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 11 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 12 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 11 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 11 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 12 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 14 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 13 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 11 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 10 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 11 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 10 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 12 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 15 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 11 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 9 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 32) seen :0
Incomplete Best-First random walk after 1001 steps, including 8 resets, run finished after 6 ms. (steps per millisecond=166 ) properties (out of 32) seen :1
Incomplete Best-First random walk after 1000 steps, including 13 resets, run finished after 9 ms. (steps per millisecond=111 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 11 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 31) seen :0
Incomplete Best-First random walk after 1001 steps, including 9 resets, run finished after 7 ms. (steps per millisecond=143 ) properties (out of 31) seen :2
Incomplete Best-First random walk after 1001 steps, including 12 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1001 steps, including 10 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1001 steps, including 11 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1001 steps, including 14 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1001 steps, including 9 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1001 steps, including 12 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 29) seen :0
Incomplete Best-First random walk after 1001 steps, including 12 resets, run finished after 8 ms. (steps per millisecond=125 ) properties (out of 29) seen :0
Running SMT prover for 29 properties.
// Phase 1: matrix 678 rows 126 cols
[2023-03-20 13:03:48] [INFO ] Computed 5 place invariants in 9 ms
[2023-03-20 13:03:49] [INFO ] [Real]Absence check using 5 positive place invariants in 4 ms returned sat
[2023-03-20 13:03:49] [INFO ] After 215ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:29
[2023-03-20 13:03:49] [INFO ] [Nat]Absence check using 5 positive place invariants in 4 ms returned sat
[2023-03-20 13:03:51] [INFO ] After 1735ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :29
[2023-03-20 13:03:51] [INFO ] State equation strengthened by 31 read => feed constraints.
[2023-03-20 13:03:52] [INFO ] After 1132ms SMT Verify possible using 31 Read/Feed constraints in natural domain returned unsat :0 sat :29
[2023-03-20 13:03:53] [INFO ] Deduced a trap composed of 29 places in 312 ms of which 1 ms to minimize.
[2023-03-20 13:03:53] [INFO ] Deduced a trap composed of 36 places in 262 ms of which 1 ms to minimize.
[2023-03-20 13:03:53] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 666 ms
[2023-03-20 13:03:54] [INFO ] After 3641ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :29
Attempting to minimize the solution found.
Minimization took 1146 ms.
[2023-03-20 13:03:56] [INFO ] After 6839ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :29
Parikh walk visited 18 properties in 116 ms.
Support contains 22 out of 126 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 126/126 places, 678/678 transitions.
Graph (trivial) has 85 edges and 126 vertex of which 13 / 126 are part of one of the 6 SCC in 0 ms
Free SCC test removed 7 places
Drop transitions removed 15 transitions
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 16 transitions.
Drop transitions removed 21 transitions
Trivial Post-agglo rules discarded 21 transitions
Performed 21 trivial Post agglomeration. Transition count delta: 21
Iterating post reduction 0 with 21 rules applied. Total rules applied 22 place count 119 transition count 641
Reduce places removed 21 places and 0 transitions.
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 1 with 23 rules applied. Total rules applied 45 place count 98 transition count 639
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 1 Pre rules applied. Total rules applied 45 place count 98 transition count 638
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 2 with 2 rules applied. Total rules applied 47 place count 97 transition count 638
Discarding 3 places :
Symmetric choice reduction at 2 with 3 rule applications. Total rules 50 place count 94 transition count 635
Iterating global reduction 2 with 3 rules applied. Total rules applied 53 place count 94 transition count 635
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 2 Pre rules applied. Total rules applied 53 place count 94 transition count 633
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 2 with 4 rules applied. Total rules applied 57 place count 92 transition count 633
Discarding 1 places :
Symmetric choice reduction at 2 with 1 rule applications. Total rules 58 place count 91 transition count 629
Iterating global reduction 2 with 1 rules applied. Total rules applied 59 place count 91 transition count 629
Performed 7 Post agglomeration using F-continuation condition.Transition count delta: 7
Deduced a syphon composed of 7 places in 2 ms
Reduce places removed 7 places and 0 transitions.
Iterating global reduction 2 with 14 rules applied. Total rules applied 73 place count 84 transition count 622
Drop transitions removed 1 transitions
Ensure Unique test removed 7 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 2 with 8 rules applied. Total rules applied 81 place count 84 transition count 614
Discarding 2 places :
Symmetric choice reduction at 3 with 2 rule applications. Total rules 83 place count 82 transition count 610
Iterating global reduction 3 with 2 rules applied. Total rules applied 85 place count 82 transition count 610
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 2 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 3 with 2 rules applied. Total rules applied 87 place count 81 transition count 609
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 88 place count 80 transition count 607
Iterating global reduction 3 with 1 rules applied. Total rules applied 89 place count 80 transition count 607
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: -8
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 3 with 4 rules applied. Total rules applied 93 place count 78 transition count 615
Drop transitions removed 8 transitions
Redundant transition composition rules discarded 8 transitions
Iterating global reduction 3 with 8 rules applied. Total rules applied 101 place count 78 transition count 607
Free-agglomeration rule applied 30 times.
Iterating global reduction 3 with 30 rules applied. Total rules applied 131 place count 78 transition count 577
Reduce places removed 30 places and 0 transitions.
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 31 rules applied. Total rules applied 162 place count 48 transition count 576
Drop transitions removed 220 transitions
Redundant transition composition rules discarded 220 transitions
Iterating global reduction 4 with 220 rules applied. Total rules applied 382 place count 48 transition count 356
Applied a total of 382 rules in 275 ms. Remains 48 /126 variables (removed 78) and now considering 356/678 (removed 322) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 276 ms. Remains : 48/126 places, 356/678 transitions.
Incomplete random walk after 10000 steps, including 34 resets, run finished after 266 ms. (steps per millisecond=37 ) properties (out of 11) seen :2
Incomplete Best-First random walk after 10000 steps, including 8 resets, run finished after 265 ms. (steps per millisecond=37 ) properties (out of 9) seen :1
Incomplete Best-First random walk after 10001 steps, including 158 resets, run finished after 48 ms. (steps per millisecond=208 ) properties (out of 8) seen :4
Incomplete Best-First random walk after 10001 steps, including 5 resets, run finished after 15 ms. (steps per millisecond=666 ) properties (out of 4) seen :1
Incomplete Best-First random walk after 10001 steps, including 4 resets, run finished after 34 ms. (steps per millisecond=294 ) properties (out of 3) seen :1
Incomplete Best-First random walk after 10000 steps, including 89 resets, run finished after 68 ms. (steps per millisecond=147 ) properties (out of 2) seen :0
Running SMT prover for 2 properties.
// Phase 1: matrix 356 rows 48 cols
[2023-03-20 13:03:57] [INFO ] Computed 6 place invariants in 2 ms
[2023-03-20 13:03:57] [INFO ] [Real]Absence check using 6 positive place invariants in 2 ms returned sat
[2023-03-20 13:03:57] [INFO ] After 122ms SMT Verify possible using state equation in real domain returned unsat :0 sat :2
[2023-03-20 13:03:57] [INFO ] State equation strengthened by 265 read => feed constraints.
[2023-03-20 13:03:57] [INFO ] After 115ms SMT Verify possible using 265 Read/Feed constraints in real domain returned unsat :0 sat :0 real:2
[2023-03-20 13:03:57] [INFO ] After 299ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:2
[2023-03-20 13:03:57] [INFO ] [Nat]Absence check using 6 positive place invariants in 2 ms returned sat
[2023-03-20 13:03:57] [INFO ] After 113ms SMT Verify possible using state equation in natural domain returned unsat :0 sat :2
[2023-03-20 13:03:57] [INFO ] After 100ms SMT Verify possible using 265 Read/Feed constraints in natural domain returned unsat :0 sat :2
[2023-03-20 13:03:57] [INFO ] After 138ms SMT Verify possible using trap constraints in natural domain returned unsat :0 sat :2
Attempting to minimize the solution found.
Minimization took 24 ms.
[2023-03-20 13:03:57] [INFO ] After 312ms SMT Verify possible using all constraints in natural domain returned unsat :0 sat :2
Fused 2 Parikh solutions to 1 different solutions.
Finished Parikh walk after 15 steps, including 2 resets, run visited all 2 properties in 2 ms. (steps per millisecond=7 )
Parikh walk visited 2 properties in 1 ms.
Successfully simplified 9 atomic propositions for a total of 16 simplifications.
FORMULA StigmergyElection-PT-05b-CTLFireability-05 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
[2023-03-20 13:03:57] [INFO ] Flatten gal took : 68 ms
[2023-03-20 13:03:57] [INFO ] Flatten gal took : 73 ms
[2023-03-20 13:03:58] [INFO ] Input system was already deterministic with 1140 transitions.
Support contains 96 out of 573 places (down from 98) after GAL structural reductions.
Computed a total of 80 stabilizing places and 85 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 573/573 places, 1140/1140 transitions.
Graph (trivial) has 545 edges and 573 vertex of which 91 / 573 are part of one of the 15 SCC in 2 ms
Free SCC test removed 76 places
Ensure Unique test removed 86 transitions
Reduce isomorphic transitions removed 86 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 307 transitions
Trivial Post-agglo rules discarded 307 transitions
Performed 307 trivial Post agglomeration. Transition count delta: 307
Iterating post reduction 0 with 307 rules applied. Total rules applied 308 place count 496 transition count 746
Reduce places removed 307 places and 0 transitions.
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Drop transitions removed 5 transitions
Trivial Post-agglo rules discarded 5 transitions
Performed 5 trivial Post agglomeration. Transition count delta: 5
Iterating post reduction 1 with 317 rules applied. Total rules applied 625 place count 189 transition count 736
Reduce places removed 5 places and 0 transitions.
Performed 19 Post agglomeration using F-continuation condition.Transition count delta: 19
Iterating post reduction 2 with 24 rules applied. Total rules applied 649 place count 184 transition count 717
Reduce places removed 19 places and 0 transitions.
Iterating post reduction 3 with 19 rules applied. Total rules applied 668 place count 165 transition count 717
Performed 18 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 18 Pre rules applied. Total rules applied 668 place count 165 transition count 699
Deduced a syphon composed of 18 places in 0 ms
Reduce places removed 18 places and 0 transitions.
Iterating global reduction 4 with 36 rules applied. Total rules applied 704 place count 147 transition count 699
Discarding 14 places :
Symmetric choice reduction at 4 with 14 rule applications. Total rules 718 place count 133 transition count 683
Iterating global reduction 4 with 14 rules applied. Total rules applied 732 place count 133 transition count 683
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 1 Pre rules applied. Total rules applied 732 place count 133 transition count 682
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 4 with 2 rules applied. Total rules applied 734 place count 132 transition count 682
Discarding 2 places :
Symmetric choice reduction at 4 with 2 rule applications. Total rules 736 place count 130 transition count 678
Iterating global reduction 4 with 2 rules applied. Total rules applied 738 place count 130 transition count 678
Discarding 2 places :
Symmetric choice reduction at 4 with 2 rule applications. Total rules 740 place count 128 transition count 674
Iterating global reduction 4 with 2 rules applied. Total rules applied 742 place count 128 transition count 674
Performed 21 Post agglomeration using F-continuation condition.Transition count delta: 21
Deduced a syphon composed of 21 places in 1 ms
Reduce places removed 21 places and 0 transitions.
Iterating global reduction 4 with 42 rules applied. Total rules applied 784 place count 107 transition count 653
Discarding 11 places :
Symmetric choice reduction at 4 with 11 rule applications. Total rules 795 place count 96 transition count 426
Iterating global reduction 4 with 11 rules applied. Total rules applied 806 place count 96 transition count 426
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 4 with 3 rules applied. Total rules applied 809 place count 96 transition count 423
Discarding 3 places :
Symmetric choice reduction at 5 with 3 rule applications. Total rules 812 place count 93 transition count 417
Iterating global reduction 5 with 3 rules applied. Total rules applied 815 place count 93 transition count 417
Discarding 3 places :
Symmetric choice reduction at 5 with 3 rule applications. Total rules 818 place count 90 transition count 411
Iterating global reduction 5 with 3 rules applied. Total rules applied 821 place count 90 transition count 411
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 5 with 2 rules applied. Total rules applied 823 place count 89 transition count 410
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 824 place count 88 transition count 405
Iterating global reduction 5 with 1 rules applied. Total rules applied 825 place count 88 transition count 405
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 826 place count 88 transition count 404
Drop transitions removed 5 transitions
Redundant transition composition rules discarded 5 transitions
Iterating global reduction 6 with 5 rules applied. Total rules applied 831 place count 88 transition count 399
Performed 5 Post agglomeration using F-continuation condition.Transition count delta: 5
Deduced a syphon composed of 5 places in 0 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 6 with 10 rules applied. Total rules applied 841 place count 83 transition count 394
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 6 with 1 rules applied. Total rules applied 842 place count 82 transition count 393
Applied a total of 842 rules in 211 ms. Remains 82 /573 variables (removed 491) and now considering 393/1140 (removed 747) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 212 ms. Remains : 82/573 places, 393/1140 transitions.
[2023-03-20 13:03:58] [INFO ] Flatten gal took : 33 ms
[2023-03-20 13:03:58] [INFO ] Flatten gal took : 33 ms
[2023-03-20 13:03:58] [INFO ] Input system was already deterministic with 393 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 573/573 places, 1140/1140 transitions.
Graph (trivial) has 551 edges and 573 vertex of which 81 / 573 are part of one of the 14 SCC in 1 ms
Free SCC test removed 67 places
Ensure Unique test removed 75 transitions
Reduce isomorphic transitions removed 75 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 321 transitions
Trivial Post-agglo rules discarded 321 transitions
Performed 321 trivial Post agglomeration. Transition count delta: 321
Iterating post reduction 0 with 321 rules applied. Total rules applied 322 place count 505 transition count 743
Reduce places removed 321 places and 0 transitions.
Ensure Unique test removed 6 transitions
Reduce isomorphic transitions removed 6 transitions.
Drop transitions removed 7 transitions
Trivial Post-agglo rules discarded 7 transitions
Performed 7 trivial Post agglomeration. Transition count delta: 7
Iterating post reduction 1 with 334 rules applied. Total rules applied 656 place count 184 transition count 730
Reduce places removed 7 places and 0 transitions.
Performed 18 Post agglomeration using F-continuation condition.Transition count delta: 18
Iterating post reduction 2 with 25 rules applied. Total rules applied 681 place count 177 transition count 712
Reduce places removed 18 places and 0 transitions.
Iterating post reduction 3 with 18 rules applied. Total rules applied 699 place count 159 transition count 712
Performed 17 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 17 Pre rules applied. Total rules applied 699 place count 159 transition count 695
Deduced a syphon composed of 17 places in 2 ms
Reduce places removed 17 places and 0 transitions.
Iterating global reduction 4 with 34 rules applied. Total rules applied 733 place count 142 transition count 695
Discarding 12 places :
Symmetric choice reduction at 4 with 12 rule applications. Total rules 745 place count 130 transition count 682
Iterating global reduction 4 with 12 rules applied. Total rules applied 757 place count 130 transition count 682
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 1 Pre rules applied. Total rules applied 757 place count 130 transition count 681
Deduced a syphon composed of 1 places in 2 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 4 with 2 rules applied. Total rules applied 759 place count 129 transition count 681
Discarding 1 places :
Symmetric choice reduction at 4 with 1 rule applications. Total rules 760 place count 128 transition count 600
Iterating global reduction 4 with 1 rules applied. Total rules applied 761 place count 128 transition count 600
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 762 place count 128 transition count 599
Performed 22 Post agglomeration using F-continuation condition.Transition count delta: 22
Deduced a syphon composed of 22 places in 1 ms
Reduce places removed 22 places and 0 transitions.
Iterating global reduction 5 with 44 rules applied. Total rules applied 806 place count 106 transition count 577
Discarding 12 places :
Symmetric choice reduction at 5 with 12 rule applications. Total rules 818 place count 94 transition count 436
Iterating global reduction 5 with 12 rules applied. Total rules applied 830 place count 94 transition count 436
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 5 with 4 rules applied. Total rules applied 834 place count 94 transition count 432
Discarding 3 places :
Symmetric choice reduction at 6 with 3 rule applications. Total rules 837 place count 91 transition count 426
Iterating global reduction 6 with 3 rules applied. Total rules applied 840 place count 91 transition count 426
Discarding 2 places :
Symmetric choice reduction at 6 with 2 rule applications. Total rules 842 place count 89 transition count 422
Iterating global reduction 6 with 2 rules applied. Total rules applied 844 place count 89 transition count 422
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 6 with 2 rules applied. Total rules applied 846 place count 88 transition count 421
Discarding 1 places :
Symmetric choice reduction at 6 with 1 rule applications. Total rules 847 place count 87 transition count 414
Iterating global reduction 6 with 1 rules applied. Total rules applied 848 place count 87 transition count 414
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 849 place count 87 transition count 413
Drop transitions removed 7 transitions
Redundant transition composition rules discarded 7 transitions
Iterating global reduction 7 with 7 rules applied. Total rules applied 856 place count 87 transition count 406
Performed 7 Post agglomeration using F-continuation condition.Transition count delta: 7
Deduced a syphon composed of 7 places in 0 ms
Reduce places removed 7 places and 0 transitions.
Iterating global reduction 7 with 14 rules applied. Total rules applied 870 place count 80 transition count 399
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 7 with 1 rules applied. Total rules applied 871 place count 79 transition count 398
Applied a total of 871 rules in 122 ms. Remains 79 /573 variables (removed 494) and now considering 398/1140 (removed 742) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 123 ms. Remains : 79/573 places, 398/1140 transitions.
[2023-03-20 13:03:58] [INFO ] Flatten gal took : 30 ms
[2023-03-20 13:03:58] [INFO ] Flatten gal took : 31 ms
[2023-03-20 13:03:58] [INFO ] Input system was already deterministic with 398 transitions.
Starting structural reductions in LTL mode, iteration 0 : 573/573 places, 1140/1140 transitions.
Discarding 18 places :
Symmetric choice reduction at 0 with 18 rule applications. Total rules 18 place count 555 transition count 1122
Iterating global reduction 0 with 18 rules applied. Total rules applied 36 place count 555 transition count 1122
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 41 place count 550 transition count 1117
Iterating global reduction 0 with 5 rules applied. Total rules applied 46 place count 550 transition count 1117
Applied a total of 46 rules in 73 ms. Remains 550 /573 variables (removed 23) and now considering 1117/1140 (removed 23) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 74 ms. Remains : 550/573 places, 1117/1140 transitions.
[2023-03-20 13:03:58] [INFO ] Flatten gal took : 46 ms
[2023-03-20 13:03:58] [INFO ] Flatten gal took : 50 ms
[2023-03-20 13:03:59] [INFO ] Input system was already deterministic with 1117 transitions.
Starting structural reductions in LTL mode, iteration 0 : 573/573 places, 1140/1140 transitions.
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 16 place count 557 transition count 1124
Iterating global reduction 0 with 16 rules applied. Total rules applied 32 place count 557 transition count 1124
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 37 place count 552 transition count 1119
Iterating global reduction 0 with 5 rules applied. Total rules applied 42 place count 552 transition count 1119
Applied a total of 42 rules in 71 ms. Remains 552 /573 variables (removed 21) and now considering 1119/1140 (removed 21) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 72 ms. Remains : 552/573 places, 1119/1140 transitions.
[2023-03-20 13:03:59] [INFO ] Flatten gal took : 47 ms
[2023-03-20 13:03:59] [INFO ] Flatten gal took : 49 ms
[2023-03-20 13:03:59] [INFO ] Input system was already deterministic with 1119 transitions.
Starting structural reductions in LTL mode, iteration 0 : 573/573 places, 1140/1140 transitions.
Discarding 17 places :
Symmetric choice reduction at 0 with 17 rule applications. Total rules 17 place count 556 transition count 1123
Iterating global reduction 0 with 17 rules applied. Total rules applied 34 place count 556 transition count 1123
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 39 place count 551 transition count 1118
Iterating global reduction 0 with 5 rules applied. Total rules applied 44 place count 551 transition count 1118
Applied a total of 44 rules in 39 ms. Remains 551 /573 variables (removed 22) and now considering 1118/1140 (removed 22) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 40 ms. Remains : 551/573 places, 1118/1140 transitions.
[2023-03-20 13:03:59] [INFO ] Flatten gal took : 41 ms
[2023-03-20 13:03:59] [INFO ] Flatten gal took : 43 ms
[2023-03-20 13:03:59] [INFO ] Input system was already deterministic with 1118 transitions.
Starting structural reductions in LTL mode, iteration 0 : 573/573 places, 1140/1140 transitions.
Discarding 18 places :
Symmetric choice reduction at 0 with 18 rule applications. Total rules 18 place count 555 transition count 1122
Iterating global reduction 0 with 18 rules applied. Total rules applied 36 place count 555 transition count 1122
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 41 place count 550 transition count 1117
Iterating global reduction 0 with 5 rules applied. Total rules applied 46 place count 550 transition count 1117
Applied a total of 46 rules in 48 ms. Remains 550 /573 variables (removed 23) and now considering 1117/1140 (removed 23) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 49 ms. Remains : 550/573 places, 1117/1140 transitions.
[2023-03-20 13:03:59] [INFO ] Flatten gal took : 38 ms
[2023-03-20 13:03:59] [INFO ] Flatten gal took : 40 ms
[2023-03-20 13:03:59] [INFO ] Input system was already deterministic with 1117 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 573/573 places, 1140/1140 transitions.
Graph (trivial) has 585 edges and 573 vertex of which 91 / 573 are part of one of the 15 SCC in 1 ms
Free SCC test removed 76 places
Ensure Unique test removed 86 transitions
Reduce isomorphic transitions removed 86 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 339 transitions
Trivial Post-agglo rules discarded 339 transitions
Performed 339 trivial Post agglomeration. Transition count delta: 339
Iterating post reduction 0 with 339 rules applied. Total rules applied 340 place count 496 transition count 714
Reduce places removed 339 places and 0 transitions.
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Drop transitions removed 5 transitions
Trivial Post-agglo rules discarded 5 transitions
Performed 5 trivial Post agglomeration. Transition count delta: 5
Iterating post reduction 1 with 349 rules applied. Total rules applied 689 place count 157 transition count 704
Reduce places removed 5 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 2 with 6 rules applied. Total rules applied 695 place count 152 transition count 703
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 696 place count 151 transition count 703
Performed 18 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 18 Pre rules applied. Total rules applied 696 place count 151 transition count 685
Deduced a syphon composed of 18 places in 1 ms
Reduce places removed 18 places and 0 transitions.
Iterating global reduction 4 with 36 rules applied. Total rules applied 732 place count 133 transition count 685
Discarding 13 places :
Symmetric choice reduction at 4 with 13 rule applications. Total rules 745 place count 120 transition count 670
Iterating global reduction 4 with 13 rules applied. Total rules applied 758 place count 120 transition count 670
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 2 Pre rules applied. Total rules applied 758 place count 120 transition count 668
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 4 with 4 rules applied. Total rules applied 762 place count 118 transition count 668
Discarding 2 places :
Symmetric choice reduction at 4 with 2 rule applications. Total rules 764 place count 116 transition count 585
Iterating global reduction 4 with 2 rules applied. Total rules applied 766 place count 116 transition count 585
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 767 place count 116 transition count 584
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 768 place count 115 transition count 582
Iterating global reduction 5 with 1 rules applied. Total rules applied 769 place count 115 transition count 582
Performed 22 Post agglomeration using F-continuation condition.Transition count delta: 22
Deduced a syphon composed of 22 places in 0 ms
Reduce places removed 22 places and 0 transitions.
Iterating global reduction 5 with 44 rules applied. Total rules applied 813 place count 93 transition count 560
Discarding 18 places :
Symmetric choice reduction at 5 with 18 rule applications. Total rules 831 place count 75 transition count 206
Iterating global reduction 5 with 18 rules applied. Total rules applied 849 place count 75 transition count 206
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 5 with 8 rules applied. Total rules applied 857 place count 75 transition count 198
Discarding 4 places :
Symmetric choice reduction at 6 with 4 rule applications. Total rules 861 place count 71 transition count 190
Iterating global reduction 6 with 4 rules applied. Total rules applied 865 place count 71 transition count 190
Discarding 3 places :
Symmetric choice reduction at 6 with 3 rule applications. Total rules 868 place count 68 transition count 184
Iterating global reduction 6 with 3 rules applied. Total rules applied 871 place count 68 transition count 184
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 6 with 2 rules applied. Total rules applied 873 place count 67 transition count 183
Discarding 1 places :
Symmetric choice reduction at 6 with 1 rule applications. Total rules 874 place count 66 transition count 178
Iterating global reduction 6 with 1 rules applied. Total rules applied 875 place count 66 transition count 178
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 876 place count 66 transition count 177
Drop transitions removed 5 transitions
Redundant transition composition rules discarded 5 transitions
Iterating global reduction 7 with 5 rules applied. Total rules applied 881 place count 66 transition count 172
Performed 5 Post agglomeration using F-continuation condition.Transition count delta: 5
Deduced a syphon composed of 5 places in 0 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 7 with 10 rules applied. Total rules applied 891 place count 61 transition count 167
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 7 with 1 rules applied. Total rules applied 892 place count 60 transition count 166
Applied a total of 892 rules in 92 ms. Remains 60 /573 variables (removed 513) and now considering 166/1140 (removed 974) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 93 ms. Remains : 60/573 places, 166/1140 transitions.
[2023-03-20 13:04:00] [INFO ] Flatten gal took : 9 ms
[2023-03-20 13:04:00] [INFO ] Flatten gal took : 8 ms
[2023-03-20 13:04:00] [INFO ] Input system was already deterministic with 166 transitions.
Finished random walk after 172 steps, including 13 resets, run visited all 1 properties in 3 ms. (steps per millisecond=57 )
FORMULA StigmergyElection-PT-05b-CTLFireability-07 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 573/573 places, 1140/1140 transitions.
Discarding 16 places :
Symmetric choice reduction at 0 with 16 rule applications. Total rules 16 place count 557 transition count 1124
Iterating global reduction 0 with 16 rules applied. Total rules applied 32 place count 557 transition count 1124
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 37 place count 552 transition count 1119
Iterating global reduction 0 with 5 rules applied. Total rules applied 42 place count 552 transition count 1119
Applied a total of 42 rules in 36 ms. Remains 552 /573 variables (removed 21) and now considering 1119/1140 (removed 21) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 38 ms. Remains : 552/573 places, 1119/1140 transitions.
[2023-03-20 13:04:00] [INFO ] Flatten gal took : 37 ms
[2023-03-20 13:04:00] [INFO ] Flatten gal took : 40 ms
[2023-03-20 13:04:00] [INFO ] Input system was already deterministic with 1119 transitions.
Starting structural reductions in LTL mode, iteration 0 : 573/573 places, 1140/1140 transitions.
Discarding 19 places :
Symmetric choice reduction at 0 with 19 rule applications. Total rules 19 place count 554 transition count 1121
Iterating global reduction 0 with 19 rules applied. Total rules applied 38 place count 554 transition count 1121
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 43 place count 549 transition count 1116
Iterating global reduction 0 with 5 rules applied. Total rules applied 48 place count 549 transition count 1116
Applied a total of 48 rules in 38 ms. Remains 549 /573 variables (removed 24) and now considering 1116/1140 (removed 24) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 38 ms. Remains : 549/573 places, 1116/1140 transitions.
[2023-03-20 13:04:00] [INFO ] Flatten gal took : 58 ms
[2023-03-20 13:04:00] [INFO ] Flatten gal took : 44 ms
[2023-03-20 13:04:00] [INFO ] Input system was already deterministic with 1116 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 573/573 places, 1140/1140 transitions.
Graph (trivial) has 585 edges and 573 vertex of which 91 / 573 are part of one of the 15 SCC in 1 ms
Free SCC test removed 76 places
Ensure Unique test removed 86 transitions
Reduce isomorphic transitions removed 86 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 339 transitions
Trivial Post-agglo rules discarded 339 transitions
Performed 339 trivial Post agglomeration. Transition count delta: 339
Iterating post reduction 0 with 339 rules applied. Total rules applied 340 place count 496 transition count 714
Reduce places removed 339 places and 0 transitions.
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Drop transitions removed 5 transitions
Trivial Post-agglo rules discarded 5 transitions
Performed 5 trivial Post agglomeration. Transition count delta: 5
Iterating post reduction 1 with 349 rules applied. Total rules applied 689 place count 157 transition count 704
Reduce places removed 5 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 2 with 6 rules applied. Total rules applied 695 place count 152 transition count 703
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 696 place count 151 transition count 703
Performed 18 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 18 Pre rules applied. Total rules applied 696 place count 151 transition count 685
Deduced a syphon composed of 18 places in 0 ms
Reduce places removed 18 places and 0 transitions.
Iterating global reduction 4 with 36 rules applied. Total rules applied 732 place count 133 transition count 685
Discarding 13 places :
Symmetric choice reduction at 4 with 13 rule applications. Total rules 745 place count 120 transition count 670
Iterating global reduction 4 with 13 rules applied. Total rules applied 758 place count 120 transition count 670
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 2 Pre rules applied. Total rules applied 758 place count 120 transition count 668
Deduced a syphon composed of 2 places in 0 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 4 with 4 rules applied. Total rules applied 762 place count 118 transition count 668
Discarding 2 places :
Symmetric choice reduction at 4 with 2 rule applications. Total rules 764 place count 116 transition count 585
Iterating global reduction 4 with 2 rules applied. Total rules applied 766 place count 116 transition count 585
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 767 place count 116 transition count 584
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 768 place count 115 transition count 582
Iterating global reduction 5 with 1 rules applied. Total rules applied 769 place count 115 transition count 582
Performed 22 Post agglomeration using F-continuation condition.Transition count delta: 22
Deduced a syphon composed of 22 places in 0 ms
Reduce places removed 22 places and 0 transitions.
Iterating global reduction 5 with 44 rules applied. Total rules applied 813 place count 93 transition count 560
Discarding 18 places :
Symmetric choice reduction at 5 with 18 rule applications. Total rules 831 place count 75 transition count 206
Iterating global reduction 5 with 18 rules applied. Total rules applied 849 place count 75 transition count 206
Ensure Unique test removed 9 transitions
Reduce isomorphic transitions removed 9 transitions.
Iterating post reduction 5 with 9 rules applied. Total rules applied 858 place count 75 transition count 197
Discarding 4 places :
Symmetric choice reduction at 6 with 4 rule applications. Total rules 862 place count 71 transition count 189
Iterating global reduction 6 with 4 rules applied. Total rules applied 866 place count 71 transition count 189
Discarding 3 places :
Symmetric choice reduction at 6 with 3 rule applications. Total rules 869 place count 68 transition count 183
Iterating global reduction 6 with 3 rules applied. Total rules applied 872 place count 68 transition count 183
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 6 with 2 rules applied. Total rules applied 874 place count 67 transition count 182
Discarding 1 places :
Symmetric choice reduction at 6 with 1 rule applications. Total rules 875 place count 66 transition count 177
Iterating global reduction 6 with 1 rules applied. Total rules applied 876 place count 66 transition count 177
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 877 place count 66 transition count 176
Drop transitions removed 5 transitions
Redundant transition composition rules discarded 5 transitions
Iterating global reduction 7 with 5 rules applied. Total rules applied 882 place count 66 transition count 171
Performed 5 Post agglomeration using F-continuation condition.Transition count delta: 5
Deduced a syphon composed of 5 places in 0 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 7 with 10 rules applied. Total rules applied 892 place count 61 transition count 166
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 7 with 1 rules applied. Total rules applied 893 place count 60 transition count 165
Applied a total of 893 rules in 86 ms. Remains 60 /573 variables (removed 513) and now considering 165/1140 (removed 975) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 86 ms. Remains : 60/573 places, 165/1140 transitions.
[2023-03-20 13:04:00] [INFO ] Flatten gal took : 7 ms
[2023-03-20 13:04:00] [INFO ] Flatten gal took : 8 ms
[2023-03-20 13:04:00] [INFO ] Input system was already deterministic with 165 transitions.
Finished random walk after 165 steps, including 14 resets, run visited all 1 properties in 3 ms. (steps per millisecond=55 )
FORMULA StigmergyElection-PT-05b-CTLFireability-10 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in SI_CTL mode, iteration 0 : 573/573 places, 1140/1140 transitions.
Graph (trivial) has 566 edges and 573 vertex of which 91 / 573 are part of one of the 15 SCC in 1 ms
Free SCC test removed 76 places
Ensure Unique test removed 86 transitions
Reduce isomorphic transitions removed 86 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 320 transitions
Trivial Post-agglo rules discarded 320 transitions
Performed 320 trivial Post agglomeration. Transition count delta: 320
Iterating post reduction 0 with 320 rules applied. Total rules applied 321 place count 496 transition count 733
Reduce places removed 320 places and 0 transitions.
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Drop transitions removed 5 transitions
Trivial Post-agglo rules discarded 5 transitions
Performed 5 trivial Post agglomeration. Transition count delta: 5
Iterating post reduction 1 with 330 rules applied. Total rules applied 651 place count 176 transition count 723
Reduce places removed 5 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 2 with 6 rules applied. Total rules applied 657 place count 171 transition count 722
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 658 place count 170 transition count 722
Performed 18 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 18 Pre rules applied. Total rules applied 658 place count 170 transition count 704
Deduced a syphon composed of 18 places in 1 ms
Reduce places removed 18 places and 0 transitions.
Iterating global reduction 4 with 36 rules applied. Total rules applied 694 place count 152 transition count 704
Discarding 13 places :
Symmetric choice reduction at 4 with 13 rule applications. Total rules 707 place count 139 transition count 689
Iterating global reduction 4 with 13 rules applied. Total rules applied 720 place count 139 transition count 689
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 2 Pre rules applied. Total rules applied 720 place count 139 transition count 687
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 4 with 4 rules applied. Total rules applied 724 place count 137 transition count 687
Discarding 2 places :
Symmetric choice reduction at 4 with 2 rule applications. Total rules 726 place count 135 transition count 604
Iterating global reduction 4 with 2 rules applied. Total rules applied 728 place count 135 transition count 604
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 729 place count 135 transition count 603
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 730 place count 134 transition count 601
Iterating global reduction 5 with 1 rules applied. Total rules applied 731 place count 134 transition count 601
Performed 22 Post agglomeration using F-continuation condition.Transition count delta: 22
Deduced a syphon composed of 22 places in 0 ms
Reduce places removed 22 places and 0 transitions.
Iterating global reduction 5 with 44 rules applied. Total rules applied 775 place count 112 transition count 579
Discarding 10 places :
Symmetric choice reduction at 5 with 10 rule applications. Total rules 785 place count 102 transition count 485
Iterating global reduction 5 with 10 rules applied. Total rules applied 795 place count 102 transition count 485
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 796 place count 102 transition count 484
Discarding 4 places :
Symmetric choice reduction at 6 with 4 rule applications. Total rules 800 place count 98 transition count 476
Iterating global reduction 6 with 4 rules applied. Total rules applied 804 place count 98 transition count 476
Discarding 3 places :
Symmetric choice reduction at 6 with 3 rule applications. Total rules 807 place count 95 transition count 470
Iterating global reduction 6 with 3 rules applied. Total rules applied 810 place count 95 transition count 470
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 6 with 2 rules applied. Total rules applied 812 place count 94 transition count 469
Discarding 1 places :
Symmetric choice reduction at 6 with 1 rule applications. Total rules 813 place count 93 transition count 464
Iterating global reduction 6 with 1 rules applied. Total rules applied 814 place count 93 transition count 464
Drop transitions removed 5 transitions
Redundant transition composition rules discarded 5 transitions
Iterating global reduction 6 with 5 rules applied. Total rules applied 819 place count 93 transition count 459
Performed 5 Post agglomeration using F-continuation condition.Transition count delta: 5
Deduced a syphon composed of 5 places in 1 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 6 with 10 rules applied. Total rules applied 829 place count 88 transition count 454
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 6 with 1 rules applied. Total rules applied 830 place count 87 transition count 453
Applied a total of 830 rules in 135 ms. Remains 87 /573 variables (removed 486) and now considering 453/1140 (removed 687) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 135 ms. Remains : 87/573 places, 453/1140 transitions.
[2023-03-20 13:04:00] [INFO ] Flatten gal took : 29 ms
[2023-03-20 13:04:00] [INFO ] Flatten gal took : 26 ms
[2023-03-20 13:04:01] [INFO ] Input system was already deterministic with 453 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 573/573 places, 1140/1140 transitions.
Graph (trivial) has 577 edges and 573 vertex of which 91 / 573 are part of one of the 15 SCC in 1 ms
Free SCC test removed 76 places
Ensure Unique test removed 86 transitions
Reduce isomorphic transitions removed 86 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 333 transitions
Trivial Post-agglo rules discarded 333 transitions
Performed 333 trivial Post agglomeration. Transition count delta: 333
Iterating post reduction 0 with 333 rules applied. Total rules applied 334 place count 496 transition count 720
Reduce places removed 333 places and 0 transitions.
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Drop transitions removed 5 transitions
Trivial Post-agglo rules discarded 5 transitions
Performed 5 trivial Post agglomeration. Transition count delta: 5
Iterating post reduction 1 with 343 rules applied. Total rules applied 677 place count 163 transition count 710
Reduce places removed 5 places and 0 transitions.
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Iterating post reduction 2 with 6 rules applied. Total rules applied 683 place count 158 transition count 709
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 3 with 1 rules applied. Total rules applied 684 place count 157 transition count 709
Performed 18 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 18 Pre rules applied. Total rules applied 684 place count 157 transition count 691
Deduced a syphon composed of 18 places in 0 ms
Reduce places removed 18 places and 0 transitions.
Iterating global reduction 4 with 36 rules applied. Total rules applied 720 place count 139 transition count 691
Discarding 12 places :
Symmetric choice reduction at 4 with 12 rule applications. Total rules 732 place count 127 transition count 677
Iterating global reduction 4 with 12 rules applied. Total rules applied 744 place count 127 transition count 677
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 1 Pre rules applied. Total rules applied 744 place count 127 transition count 676
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 4 with 2 rules applied. Total rules applied 746 place count 126 transition count 676
Discarding 2 places :
Symmetric choice reduction at 4 with 2 rule applications. Total rules 748 place count 124 transition count 593
Iterating global reduction 4 with 2 rules applied. Total rules applied 750 place count 124 transition count 593
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 751 place count 124 transition count 592
Discarding 1 places :
Symmetric choice reduction at 5 with 1 rule applications. Total rules 752 place count 123 transition count 590
Iterating global reduction 5 with 1 rules applied. Total rules applied 753 place count 123 transition count 590
Performed 23 Post agglomeration using F-continuation condition.Transition count delta: 23
Deduced a syphon composed of 23 places in 0 ms
Reduce places removed 23 places and 0 transitions.
Iterating global reduction 5 with 46 rules applied. Total rules applied 799 place count 100 transition count 567
Discarding 13 places :
Symmetric choice reduction at 5 with 13 rule applications. Total rules 812 place count 87 transition count 359
Iterating global reduction 5 with 13 rules applied. Total rules applied 825 place count 87 transition count 359
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 5 with 4 rules applied. Total rules applied 829 place count 87 transition count 355
Discarding 4 places :
Symmetric choice reduction at 6 with 4 rule applications. Total rules 833 place count 83 transition count 347
Iterating global reduction 6 with 4 rules applied. Total rules applied 837 place count 83 transition count 347
Discarding 3 places :
Symmetric choice reduction at 6 with 3 rule applications. Total rules 840 place count 80 transition count 341
Iterating global reduction 6 with 3 rules applied. Total rules applied 843 place count 80 transition count 341
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 6 with 2 rules applied. Total rules applied 845 place count 79 transition count 340
Discarding 1 places :
Symmetric choice reduction at 6 with 1 rule applications. Total rules 846 place count 78 transition count 335
Iterating global reduction 6 with 1 rules applied. Total rules applied 847 place count 78 transition count 335
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 848 place count 78 transition count 334
Drop transitions removed 5 transitions
Redundant transition composition rules discarded 5 transitions
Iterating global reduction 7 with 5 rules applied. Total rules applied 853 place count 78 transition count 329
Performed 5 Post agglomeration using F-continuation condition.Transition count delta: 5
Deduced a syphon composed of 5 places in 0 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 7 with 10 rules applied. Total rules applied 863 place count 73 transition count 324
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 7 with 1 rules applied. Total rules applied 864 place count 72 transition count 323
Applied a total of 864 rules in 105 ms. Remains 72 /573 variables (removed 501) and now considering 323/1140 (removed 817) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 105 ms. Remains : 72/573 places, 323/1140 transitions.
[2023-03-20 13:04:01] [INFO ] Flatten gal took : 17 ms
[2023-03-20 13:04:01] [INFO ] Flatten gal took : 18 ms
[2023-03-20 13:04:01] [INFO ] Input system was already deterministic with 323 transitions.
Starting structural reductions in LTL mode, iteration 0 : 573/573 places, 1140/1140 transitions.
Discarding 17 places :
Symmetric choice reduction at 0 with 17 rule applications. Total rules 17 place count 556 transition count 1123
Iterating global reduction 0 with 17 rules applied. Total rules applied 34 place count 556 transition count 1123
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 38 place count 552 transition count 1119
Iterating global reduction 0 with 4 rules applied. Total rules applied 42 place count 552 transition count 1119
Applied a total of 42 rules in 35 ms. Remains 552 /573 variables (removed 21) and now considering 1119/1140 (removed 21) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 35 ms. Remains : 552/573 places, 1119/1140 transitions.
[2023-03-20 13:04:01] [INFO ] Flatten gal took : 56 ms
[2023-03-20 13:04:01] [INFO ] Flatten gal took : 37 ms
[2023-03-20 13:04:01] [INFO ] Input system was already deterministic with 1119 transitions.
Starting structural reductions in LTL mode, iteration 0 : 573/573 places, 1140/1140 transitions.
Discarding 18 places :
Symmetric choice reduction at 0 with 18 rule applications. Total rules 18 place count 555 transition count 1122
Iterating global reduction 0 with 18 rules applied. Total rules applied 36 place count 555 transition count 1122
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 41 place count 550 transition count 1117
Iterating global reduction 0 with 5 rules applied. Total rules applied 46 place count 550 transition count 1117
Applied a total of 46 rules in 36 ms. Remains 550 /573 variables (removed 23) and now considering 1117/1140 (removed 23) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 38 ms. Remains : 550/573 places, 1117/1140 transitions.
[2023-03-20 13:04:01] [INFO ] Flatten gal took : 34 ms
[2023-03-20 13:04:01] [INFO ] Flatten gal took : 37 ms
[2023-03-20 13:04:01] [INFO ] Input system was already deterministic with 1117 transitions.
Starting structural reductions in LTL mode, iteration 0 : 573/573 places, 1140/1140 transitions.
Discarding 19 places :
Symmetric choice reduction at 0 with 19 rule applications. Total rules 19 place count 554 transition count 1121
Iterating global reduction 0 with 19 rules applied. Total rules applied 38 place count 554 transition count 1121
Discarding 5 places :
Symmetric choice reduction at 0 with 5 rule applications. Total rules 43 place count 549 transition count 1116
Iterating global reduction 0 with 5 rules applied. Total rules applied 48 place count 549 transition count 1116
Applied a total of 48 rules in 35 ms. Remains 549 /573 variables (removed 24) and now considering 1116/1140 (removed 24) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 36 ms. Remains : 549/573 places, 1116/1140 transitions.
[2023-03-20 13:04:01] [INFO ] Flatten gal took : 33 ms
[2023-03-20 13:04:01] [INFO ] Flatten gal took : 42 ms
[2023-03-20 13:04:01] [INFO ] Input system was already deterministic with 1116 transitions.
[2023-03-20 13:04:01] [INFO ] Flatten gal took : 43 ms
[2023-03-20 13:04:01] [INFO ] Flatten gal took : 43 ms
[2023-03-20 13:04:02] [INFO ] Export to MCC of 13 properties in file /home/mcc/execution/CTLFireability.sr.xml took 7 ms.
[2023-03-20 13:04:02] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 573 places, 1140 transitions and 6489 arcs took 9 ms.
Total runtime 44648 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT StigmergyElection-PT-05b
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/373
CTLFireability

FORMULA StigmergyElection-PT-05b-CTLFireability-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-05b-CTLFireability-15 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-05b-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-05b-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-05b-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-05b-CTLFireability-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-05b-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-05b-CTLFireability-03 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-05b-CTLFireability-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-05b-CTLFireability-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-05b-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679317751284

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/373/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/373/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/373/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:96
lola: rewrite Frontend/Parser/formula_rewrite.k:138
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:284
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: RELEASE
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:397
lola: rewrite Frontend/Parser/formula_rewrite.k:469
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:550
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: rewrite Frontend/Parser/formula_rewrite.k:451
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: LAUNCH task # 1 (type EXCL) for 0 StigmergyElection-PT-05b-CTLFireability-00
lola: time limit : 163 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for StigmergyElection-PT-05b-CTLFireability-00
lola: result : false
lola: markings : 81
lola: fired transitions : 156
lola: time used : 0.000000
lola: memory pages used : 1
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: LAUNCH task # 25 (type EXCL) for 24 StigmergyElection-PT-05b-CTLFireability-11
lola: time limit : 199 sec
lola: memory limit: 32 pages
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:715
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:715
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:754
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 57 (type FNDP) for 48 StigmergyElection-PT-05b-CTLFireability-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 58 (type EQUN) for 48 StigmergyElection-PT-05b-CTLFireability-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 61 (type SRCH) for 48 StigmergyElection-PT-05b-CTLFireability-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 57 (type FNDP) for StigmergyElection-PT-05b-CTLFireability-15
lola: result : true
lola: fired transitions : 13
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 61 (type SRCH) for StigmergyElection-PT-05b-CTLFireability-15
lola: result : unknown
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 58 (type EQUN) for StigmergyElection-PT-05b-CTLFireability-15 (obsolete)
sara: try reading problem file /home/mcc/execution/373/CTLFireability-58.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 58 (type EQUN) for StigmergyElection-PT-05b-CTLFireability-15
lola: result : true
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-05b-CTLFireability-00: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-06: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-09: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-13: CONJ 0 4 0 0 4 0 0 0
StigmergyElection-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 4/256 2/32 StigmergyElection-PT-05b-CTLFireability-11 349737 m, 69947 m/sec, 2385371 t fired, .

Time elapsed: 8 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-05b-CTLFireability-00: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-06: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-09: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-13: CONJ 0 4 0 0 4 0 0 0
StigmergyElection-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 9/256 4/32 StigmergyElection-PT-05b-CTLFireability-11 827681 m, 95588 m/sec, 5647766 t fired, .

Time elapsed: 13 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-05b-CTLFireability-00: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-06: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-09: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-13: CONJ 0 4 0 0 4 0 0 0
StigmergyElection-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 14/256 6/32 StigmergyElection-PT-05b-CTLFireability-11 1282170 m, 90897 m/sec, 8994286 t fired, .

Time elapsed: 18 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-05b-CTLFireability-00: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-06: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-09: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-13: CONJ 0 4 0 0 4 0 0 0
StigmergyElection-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 19/256 8/32 StigmergyElection-PT-05b-CTLFireability-11 1748525 m, 93271 m/sec, 12306537 t fired, .

Time elapsed: 23 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-05b-CTLFireability-00: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-06: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-09: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-13: CONJ 0 4 0 0 4 0 0 0
StigmergyElection-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 24/256 10/32 StigmergyElection-PT-05b-CTLFireability-11 2182271 m, 86749 m/sec, 15549850 t fired, .

Time elapsed: 28 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-05b-CTLFireability-00: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-06: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-09: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-13: CONJ 0 4 0 0 4 0 0 0
StigmergyElection-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 29/256 11/32 StigmergyElection-PT-05b-CTLFireability-11 2607974 m, 85140 m/sec, 18795585 t fired, .

Time elapsed: 33 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-05b-CTLFireability-00: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-06: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-09: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-13: CONJ 0 4 0 0 4 0 0 0
StigmergyElection-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 34/256 13/32 StigmergyElection-PT-05b-CTLFireability-11 3006298 m, 79664 m/sec, 22093232 t fired, .

Time elapsed: 38 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-05b-CTLFireability-00: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-06: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-09: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-13: CONJ 0 4 0 0 4 0 0 0
StigmergyElection-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 39/256 15/32 StigmergyElection-PT-05b-CTLFireability-11 3438730 m, 86486 m/sec, 25282468 t fired, .

Time elapsed: 43 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-05b-CTLFireability-00: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-06: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-09: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-13: CONJ 0 4 0 0 4 0 0 0
StigmergyElection-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 44/256 17/32 StigmergyElection-PT-05b-CTLFireability-11 3933968 m, 99047 m/sec, 28792431 t fired, .

Time elapsed: 48 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-05b-CTLFireability-00: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-06: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-09: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-13: CONJ 0 4 0 0 4 0 0 0
StigmergyElection-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 49/256 19/32 StigmergyElection-PT-05b-CTLFireability-11 4403936 m, 93993 m/sec, 32060646 t fired, .

Time elapsed: 53 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-05b-CTLFireability-00: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-06: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-09: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-13: CONJ 0 4 0 0 4 0 0 0
StigmergyElection-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 54/256 21/32 StigmergyElection-PT-05b-CTLFireability-11 4878959 m, 95004 m/sec, 35288177 t fired, .

Time elapsed: 58 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-05b-CTLFireability-00: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-06: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-09: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-13: CONJ 0 4 0 0 4 0 0 0
StigmergyElection-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 59/256 23/32 StigmergyElection-PT-05b-CTLFireability-11 5243289 m, 72866 m/sec, 38619360 t fired, .

Time elapsed: 63 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-05b-CTLFireability-00: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-06: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-09: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-13: CONJ 0 4 0 0 4 0 0 0
StigmergyElection-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 64/256 24/32 StigmergyElection-PT-05b-CTLFireability-11 5667478 m, 84837 m/sec, 42086280 t fired, .

Time elapsed: 68 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-05b-CTLFireability-00: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-06: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-09: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-13: CONJ 0 4 0 0 4 0 0 0
StigmergyElection-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 69/256 26/32 StigmergyElection-PT-05b-CTLFireability-11 6021816 m, 70867 m/sec, 45087294 t fired, .

Time elapsed: 73 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-05b-CTLFireability-00: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-06: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-09: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-13: CONJ 0 4 0 0 4 0 0 0
StigmergyElection-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 74/256 28/32 StigmergyElection-PT-05b-CTLFireability-11 6433215 m, 82279 m/sec, 48383017 t fired, .

Time elapsed: 78 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-05b-CTLFireability-00: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-06: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-09: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-13: CONJ 0 4 0 0 4 0 0 0
StigmergyElection-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 79/256 29/32 StigmergyElection-PT-05b-CTLFireability-11 6867329 m, 86822 m/sec, 51673887 t fired, .

Time elapsed: 83 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-05b-CTLFireability-00: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-06: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-09: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-11: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-13: CONJ 0 4 0 0 4 0 0 0
StigmergyElection-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
25 CTL EXCL 84/256 31/32 StigmergyElection-PT-05b-CTLFireability-11 7275762 m, 81686 m/sec, 54865173 t fired, .

Time elapsed: 88 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 25 (type EXCL) for StigmergyElection-PT-05b-CTLFireability-11 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-05b-CTLFireability-00: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-06: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-09: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-13: CONJ 0 4 0 0 4 0 0 0
StigmergyElection-PT-05b-CTLFireability-14: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 93 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 59 (type EXCL) for 30 StigmergyElection-PT-05b-CTLFireability-13
lola: time limit : 269 sec
lola: memory limit: 32 pages
lola: FINISHED task # 59 (type EXCL) for StigmergyElection-PT-05b-CTLFireability-13
lola: result : false
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 46 (type EXCL) for 45 StigmergyElection-PT-05b-CTLFireability-14
lola: time limit : 292 sec
lola: memory limit: 32 pages
lola: FINISHED task # 46 (type EXCL) for StigmergyElection-PT-05b-CTLFireability-14
lola: result : false
lola: markings : 3629
lola: fired transitions : 4096
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 43 (type EXCL) for 30 StigmergyElection-PT-05b-CTLFireability-13
lola: time limit : 318 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-05b-CTLFireability-00: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-14: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-06: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-09: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-13: CONJ 0 2 1 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 5/318 3/32 StigmergyElection-PT-05b-CTLFireability-13 382132 m, 76426 m/sec, 1027451 t fired, .

Time elapsed: 98 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-05b-CTLFireability-00: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-14: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-06: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-09: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-13: CONJ 0 2 1 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 10/318 5/32 StigmergyElection-PT-05b-CTLFireability-13 697762 m, 63126 m/sec, 2046802 t fired, .

Time elapsed: 103 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-05b-CTLFireability-00: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-14: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-06: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-09: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-13: CONJ 0 2 1 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 15/318 8/32 StigmergyElection-PT-05b-CTLFireability-13 1189204 m, 98288 m/sec, 3040682 t fired, .

Time elapsed: 108 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-05b-CTLFireability-00: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-14: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-06: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-09: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-13: CONJ 0 2 1 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 20/318 10/32 StigmergyElection-PT-05b-CTLFireability-13 1531719 m, 68503 m/sec, 3970572 t fired, .

Time elapsed: 113 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-05b-CTLFireability-00: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-14: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-06: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-09: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-13: CONJ 0 2 1 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 25/318 12/32 StigmergyElection-PT-05b-CTLFireability-13 1893732 m, 72402 m/sec, 4954531 t fired, .

Time elapsed: 118 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-05b-CTLFireability-00: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-14: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-06: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-09: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-13: CONJ 0 2 1 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 30/318 14/32 StigmergyElection-PT-05b-CTLFireability-13 2223811 m, 66015 m/sec, 5947895 t fired, .

Time elapsed: 123 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-05b-CTLFireability-00: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-14: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-06: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-09: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-13: CONJ 0 2 1 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 35/318 16/32 StigmergyElection-PT-05b-CTLFireability-13 2583992 m, 72036 m/sec, 6820828 t fired, .

Time elapsed: 128 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-05b-CTLFireability-00: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-14: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-06: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-09: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-13: CONJ 0 2 1 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 40/318 18/32 StigmergyElection-PT-05b-CTLFireability-13 2922997 m, 67801 m/sec, 7711279 t fired, .

Time elapsed: 133 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-05b-CTLFireability-00: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-14: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-06: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-09: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-13: CONJ 0 2 1 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 45/318 20/32 StigmergyElection-PT-05b-CTLFireability-13 3307556 m, 76911 m/sec, 8662691 t fired, .

Time elapsed: 138 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-05b-CTLFireability-00: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-14: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-06: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-09: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-13: CONJ 0 2 1 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 50/318 21/32 StigmergyElection-PT-05b-CTLFireability-13 3658827 m, 70254 m/sec, 9590869 t fired, .

Time elapsed: 143 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-05b-CTLFireability-00: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-14: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-06: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-09: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-13: CONJ 0 2 1 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 55/318 23/32 StigmergyElection-PT-05b-CTLFireability-13 3976436 m, 63521 m/sec, 10557256 t fired, .

Time elapsed: 148 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-05b-CTLFireability-00: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-14: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-06: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-09: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-13: CONJ 0 2 1 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 60/318 24/32 StigmergyElection-PT-05b-CTLFireability-13 4289406 m, 62594 m/sec, 11494352 t fired, .

Time elapsed: 153 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-05b-CTLFireability-00: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-14: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-06: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-09: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-13: CONJ 0 2 1 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 65/318 26/32 StigmergyElection-PT-05b-CTLFireability-13 4617938 m, 65706 m/sec, 12482412 t fired, .

Time elapsed: 158 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-05b-CTLFireability-00: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-14: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-06: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-09: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-13: CONJ 0 2 1 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 70/318 28/32 StigmergyElection-PT-05b-CTLFireability-13 4936121 m, 63636 m/sec, 13473188 t fired, .

Time elapsed: 163 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-05b-CTLFireability-00: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-14: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-06: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-09: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-13: CONJ 0 2 1 0 5 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
43 CTL EXCL 75/318 30/32 StigmergyElection-PT-05b-CTLFireability-13 5261741 m, 65124 m/sec, 14464692 t fired, .

Time elapsed: 168 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 43 (type EXCL) for StigmergyElection-PT-05b-CTLFireability-13 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-05b-CTLFireability-00: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-14: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-06: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-09: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-13: CONJ 0 2 0 0 5 0 1 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 173 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 41 (type EXCL) for 30 StigmergyElection-PT-05b-CTLFireability-13
lola: time limit : 342 sec
lola: memory limit: 32 pages
lola: FINISHED task # 41 (type EXCL) for StigmergyElection-PT-05b-CTLFireability-13
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 37 (type EXCL) for 30 StigmergyElection-PT-05b-CTLFireability-13
lola: time limit : 380 sec
lola: memory limit: 32 pages
lola: FINISHED task # 37 (type EXCL) for StigmergyElection-PT-05b-CTLFireability-13
lola: result : false
lola: markings : 220
lola: fired transitions : 440
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 22 (type EXCL) for 21 StigmergyElection-PT-05b-CTLFireability-09
lola: time limit : 428 sec
lola: memory limit: 32 pages
lola: FINISHED task # 22 (type EXCL) for StigmergyElection-PT-05b-CTLFireability-09
lola: result : true
lola: markings : 76
lola: fired transitions : 75
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 19 (type EXCL) for 18 StigmergyElection-PT-05b-CTLFireability-08
lola: time limit : 489 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-05b-CTLFireability-00: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-09: EXEG true state space /EXEG
StigmergyElection-PT-05b-CTLFireability-13: CONJ false CTL model checker
StigmergyElection-PT-05b-CTLFireability-14: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-06: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 5/489 1/32 StigmergyElection-PT-05b-CTLFireability-08 144491 m, 28898 m/sec, 954325 t fired, .

Time elapsed: 178 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-05b-CTLFireability-00: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-09: EXEG true state space /EXEG
StigmergyElection-PT-05b-CTLFireability-13: CONJ false CTL model checker
StigmergyElection-PT-05b-CTLFireability-14: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-06: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 10/489 2/32 StigmergyElection-PT-05b-CTLFireability-08 285115 m, 28124 m/sec, 1968873 t fired, .

Time elapsed: 183 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-05b-CTLFireability-00: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-09: EXEG true state space /EXEG
StigmergyElection-PT-05b-CTLFireability-13: CONJ false CTL model checker
StigmergyElection-PT-05b-CTLFireability-14: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-04: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-06: EXEG 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
19 CTL EXCL 15/489 3/32 StigmergyElection-PT-05b-CTLFireability-08 420351 m, 27047 m/sec, 2893176 t fired, .

Time elapsed: 188 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: FINISHED task # 19 (type EXCL) for StigmergyElection-PT-05b-CTLFireability-08
lola: result : true
lola: markings : 475172
lola: fired transitions : 3159715
lola: time used : 16.000000
lola: memory pages used : 3
lola: LAUNCH task # 16 (type EXCL) for 15 StigmergyElection-PT-05b-CTLFireability-06
lola: time limit : 568 sec
lola: memory limit: 32 pages
lola: FINISHED task # 16 (type EXCL) for StigmergyElection-PT-05b-CTLFireability-06
lola: result : true
lola: markings : 116
lola: fired transitions : 115
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 13 (type EXCL) for 12 StigmergyElection-PT-05b-CTLFireability-04
lola: time limit : 682 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-05b-CTLFireability-00: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-06: EXEG true state space /EXEG
StigmergyElection-PT-05b-CTLFireability-08: CTL true CTL model checker
StigmergyElection-PT-05b-CTLFireability-09: EXEG true state space /EXEG
StigmergyElection-PT-05b-CTLFireability-13: CONJ false CTL model checker
StigmergyElection-PT-05b-CTLFireability-14: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 4/682 2/32 StigmergyElection-PT-05b-CTLFireability-04 286536 m, 57307 m/sec, 696613 t fired, .

Time elapsed: 193 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-05b-CTLFireability-00: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-06: EXEG true state space /EXEG
StigmergyElection-PT-05b-CTLFireability-08: CTL true CTL model checker
StigmergyElection-PT-05b-CTLFireability-09: EXEG true state space /EXEG
StigmergyElection-PT-05b-CTLFireability-13: CONJ false CTL model checker
StigmergyElection-PT-05b-CTLFireability-14: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 9/682 4/32 StigmergyElection-PT-05b-CTLFireability-04 575338 m, 57760 m/sec, 1742109 t fired, .

Time elapsed: 198 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-05b-CTLFireability-00: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-06: EXEG true state space /EXEG
StigmergyElection-PT-05b-CTLFireability-08: CTL true CTL model checker
StigmergyElection-PT-05b-CTLFireability-09: EXEG true state space /EXEG
StigmergyElection-PT-05b-CTLFireability-13: CONJ false CTL model checker
StigmergyElection-PT-05b-CTLFireability-14: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 14/682 7/32 StigmergyElection-PT-05b-CTLFireability-04 1033377 m, 91607 m/sec, 2754102 t fired, .

Time elapsed: 203 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-05b-CTLFireability-00: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-06: EXEG true state space /EXEG
StigmergyElection-PT-05b-CTLFireability-08: CTL true CTL model checker
StigmergyElection-PT-05b-CTLFireability-09: EXEG true state space /EXEG
StigmergyElection-PT-05b-CTLFireability-13: CONJ false CTL model checker
StigmergyElection-PT-05b-CTLFireability-14: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 19/682 9/32 StigmergyElection-PT-05b-CTLFireability-04 1439990 m, 81322 m/sec, 3762396 t fired, .

Time elapsed: 208 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-05b-CTLFireability-00: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-06: EXEG true state space /EXEG
StigmergyElection-PT-05b-CTLFireability-08: CTL true CTL model checker
StigmergyElection-PT-05b-CTLFireability-09: EXEG true state space /EXEG
StigmergyElection-PT-05b-CTLFireability-13: CONJ false CTL model checker
StigmergyElection-PT-05b-CTLFireability-14: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 24/682 10/32 StigmergyElection-PT-05b-CTLFireability-04 1837570 m, 79516 m/sec, 4683410 t fired, .

Time elapsed: 213 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-05b-CTLFireability-00: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-06: EXEG true state space /EXEG
StigmergyElection-PT-05b-CTLFireability-08: CTL true CTL model checker
StigmergyElection-PT-05b-CTLFireability-09: EXEG true state space /EXEG
StigmergyElection-PT-05b-CTLFireability-13: CONJ false CTL model checker
StigmergyElection-PT-05b-CTLFireability-14: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 29/682 12/32 StigmergyElection-PT-05b-CTLFireability-04 2176264 m, 67738 m/sec, 5624588 t fired, .

Time elapsed: 218 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-05b-CTLFireability-00: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-06: EXEG true state space /EXEG
StigmergyElection-PT-05b-CTLFireability-08: CTL true CTL model checker
StigmergyElection-PT-05b-CTLFireability-09: EXEG true state space /EXEG
StigmergyElection-PT-05b-CTLFireability-13: CONJ false CTL model checker
StigmergyElection-PT-05b-CTLFireability-14: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 34/682 14/32 StigmergyElection-PT-05b-CTLFireability-04 2483830 m, 61513 m/sec, 6568230 t fired, .

Time elapsed: 223 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-05b-CTLFireability-00: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-06: EXEG true state space /EXEG
StigmergyElection-PT-05b-CTLFireability-08: CTL true CTL model checker
StigmergyElection-PT-05b-CTLFireability-09: EXEG true state space /EXEG
StigmergyElection-PT-05b-CTLFireability-13: CONJ false CTL model checker
StigmergyElection-PT-05b-CTLFireability-14: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 39/682 15/32 StigmergyElection-PT-05b-CTLFireability-04 2762154 m, 55664 m/sec, 7470420 t fired, .

Time elapsed: 228 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-05b-CTLFireability-00: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-06: EXEG true state space /EXEG
StigmergyElection-PT-05b-CTLFireability-08: CTL true CTL model checker
StigmergyElection-PT-05b-CTLFireability-09: EXEG true state space /EXEG
StigmergyElection-PT-05b-CTLFireability-13: CONJ false CTL model checker
StigmergyElection-PT-05b-CTLFireability-14: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 44/682 18/32 StigmergyElection-PT-05b-CTLFireability-04 3170031 m, 81575 m/sec, 8464262 t fired, .

Time elapsed: 233 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-05b-CTLFireability-00: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-06: EXEG true state space /EXEG
StigmergyElection-PT-05b-CTLFireability-08: CTL true CTL model checker
StigmergyElection-PT-05b-CTLFireability-09: EXEG true state space /EXEG
StigmergyElection-PT-05b-CTLFireability-13: CONJ false CTL model checker
StigmergyElection-PT-05b-CTLFireability-14: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 49/682 20/32 StigmergyElection-PT-05b-CTLFireability-04 3446707 m, 55335 m/sec, 9458738 t fired, .

Time elapsed: 238 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-05b-CTLFireability-00: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-06: EXEG true state space /EXEG
StigmergyElection-PT-05b-CTLFireability-08: CTL true CTL model checker
StigmergyElection-PT-05b-CTLFireability-09: EXEG true state space /EXEG
StigmergyElection-PT-05b-CTLFireability-13: CONJ false CTL model checker
StigmergyElection-PT-05b-CTLFireability-14: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 54/682 21/32 StigmergyElection-PT-05b-CTLFireability-04 3704651 m, 51588 m/sec, 10440338 t fired, .

Time elapsed: 243 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-05b-CTLFireability-00: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-06: EXEG true state space /EXEG
StigmergyElection-PT-05b-CTLFireability-08: CTL true CTL model checker
StigmergyElection-PT-05b-CTLFireability-09: EXEG true state space /EXEG
StigmergyElection-PT-05b-CTLFireability-13: CONJ false CTL model checker
StigmergyElection-PT-05b-CTLFireability-14: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 59/682 23/32 StigmergyElection-PT-05b-CTLFireability-04 4012155 m, 61500 m/sec, 11469568 t fired, .

Time elapsed: 248 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-05b-CTLFireability-00: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-06: EXEG true state space /EXEG
StigmergyElection-PT-05b-CTLFireability-08: CTL true CTL model checker
StigmergyElection-PT-05b-CTLFireability-09: EXEG true state space /EXEG
StigmergyElection-PT-05b-CTLFireability-13: CONJ false CTL model checker
StigmergyElection-PT-05b-CTLFireability-14: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 64/682 25/32 StigmergyElection-PT-05b-CTLFireability-04 4315332 m, 60635 m/sec, 12490278 t fired, .

Time elapsed: 253 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-05b-CTLFireability-00: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-06: EXEG true state space /EXEG
StigmergyElection-PT-05b-CTLFireability-08: CTL true CTL model checker
StigmergyElection-PT-05b-CTLFireability-09: EXEG true state space /EXEG
StigmergyElection-PT-05b-CTLFireability-13: CONJ false CTL model checker
StigmergyElection-PT-05b-CTLFireability-14: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 69/682 27/32 StigmergyElection-PT-05b-CTLFireability-04 4604118 m, 57757 m/sec, 13526647 t fired, .

Time elapsed: 258 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-05b-CTLFireability-00: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-06: EXEG true state space /EXEG
StigmergyElection-PT-05b-CTLFireability-08: CTL true CTL model checker
StigmergyElection-PT-05b-CTLFireability-09: EXEG true state space /EXEG
StigmergyElection-PT-05b-CTLFireability-13: CONJ false CTL model checker
StigmergyElection-PT-05b-CTLFireability-14: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 74/682 29/32 StigmergyElection-PT-05b-CTLFireability-04 4914821 m, 62140 m/sec, 14550289 t fired, .

Time elapsed: 263 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-05b-CTLFireability-00: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-06: EXEG true state space /EXEG
StigmergyElection-PT-05b-CTLFireability-08: CTL true CTL model checker
StigmergyElection-PT-05b-CTLFireability-09: EXEG true state space /EXEG
StigmergyElection-PT-05b-CTLFireability-13: CONJ false CTL model checker
StigmergyElection-PT-05b-CTLFireability-14: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-04: CTL 0 0 1 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
13 CTL EXCL 79/682 31/32 StigmergyElection-PT-05b-CTLFireability-04 5208233 m, 58682 m/sec, 15545247 t fired, .

Time elapsed: 268 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: CANCELED task # 13 (type EXCL) for StigmergyElection-PT-05b-CTLFireability-04 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-05b-CTLFireability-00: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-06: EXEG true state space /EXEG
StigmergyElection-PT-05b-CTLFireability-08: CTL true CTL model checker
StigmergyElection-PT-05b-CTLFireability-09: EXEG true state space /EXEG
StigmergyElection-PT-05b-CTLFireability-13: CONJ false CTL model checker
StigmergyElection-PT-05b-CTLFireability-14: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-05b-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyElection-PT-05b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-05b-CTLFireability-12: CTL 0 1 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 273 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: LAUNCH task # 10 (type EXCL) for 9 StigmergyElection-PT-05b-CTLFireability-03
lola: time limit : 831 sec
lola: memory limit: 32 pages
lola: FINISHED task # 10 (type EXCL) for StigmergyElection-PT-05b-CTLFireability-03
lola: result : false
lola: markings : 221
lola: fired transitions : 227
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 StigmergyElection-PT-05b-CTLFireability-02
lola: time limit : 1109 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for StigmergyElection-PT-05b-CTLFireability-02
lola: result : false
lola: markings : 212
lola: fired transitions : 638
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 StigmergyElection-PT-05b-CTLFireability-01
lola: time limit : 1663 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for StigmergyElection-PT-05b-CTLFireability-01
lola: result : false
lola: markings : 35
lola: fired transitions : 36
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 27 StigmergyElection-PT-05b-CTLFireability-12
lola: time limit : 3327 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-05b-CTLFireability-00: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-01: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-03: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-06: EXEG true state space /EXEG
StigmergyElection-PT-05b-CTLFireability-08: CTL true CTL model checker
StigmergyElection-PT-05b-CTLFireability-09: EXEG true state space /EXEG
StigmergyElection-PT-05b-CTLFireability-13: CONJ false CTL model checker
StigmergyElection-PT-05b-CTLFireability-14: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-05b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-05b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 5/3327 2/32 StigmergyElection-PT-05b-CTLFireability-12 394123 m, 78824 m/sec, 3467301 t fired, .

Time elapsed: 278 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-05b-CTLFireability-00: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-01: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-03: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-06: EXEG true state space /EXEG
StigmergyElection-PT-05b-CTLFireability-08: CTL true CTL model checker
StigmergyElection-PT-05b-CTLFireability-09: EXEG true state space /EXEG
StigmergyElection-PT-05b-CTLFireability-13: CONJ false CTL model checker
StigmergyElection-PT-05b-CTLFireability-14: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-05b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-05b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 10/3327 4/32 StigmergyElection-PT-05b-CTLFireability-12 762643 m, 73704 m/sec, 7098186 t fired, .

Time elapsed: 283 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-05b-CTLFireability-00: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-01: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-03: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-06: EXEG true state space /EXEG
StigmergyElection-PT-05b-CTLFireability-08: CTL true CTL model checker
StigmergyElection-PT-05b-CTLFireability-09: EXEG true state space /EXEG
StigmergyElection-PT-05b-CTLFireability-13: CONJ false CTL model checker
StigmergyElection-PT-05b-CTLFireability-14: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-05b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-05b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 15/3327 5/32 StigmergyElection-PT-05b-CTLFireability-12 1177407 m, 82952 m/sec, 10917615 t fired, .

Time elapsed: 288 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-05b-CTLFireability-00: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-01: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-03: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-06: EXEG true state space /EXEG
StigmergyElection-PT-05b-CTLFireability-08: CTL true CTL model checker
StigmergyElection-PT-05b-CTLFireability-09: EXEG true state space /EXEG
StigmergyElection-PT-05b-CTLFireability-13: CONJ false CTL model checker
StigmergyElection-PT-05b-CTLFireability-14: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-05b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-05b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 20/3327 7/32 StigmergyElection-PT-05b-CTLFireability-12 1484524 m, 61423 m/sec, 14330379 t fired, .

Time elapsed: 293 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-05b-CTLFireability-00: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-01: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-03: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-06: EXEG true state space /EXEG
StigmergyElection-PT-05b-CTLFireability-08: CTL true CTL model checker
StigmergyElection-PT-05b-CTLFireability-09: EXEG true state space /EXEG
StigmergyElection-PT-05b-CTLFireability-13: CONJ false CTL model checker
StigmergyElection-PT-05b-CTLFireability-14: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-05b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-05b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 25/3327 8/32 StigmergyElection-PT-05b-CTLFireability-12 1840670 m, 71229 m/sec, 17916598 t fired, .

Time elapsed: 298 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-05b-CTLFireability-00: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-01: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-03: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-06: EXEG true state space /EXEG
StigmergyElection-PT-05b-CTLFireability-08: CTL true CTL model checker
StigmergyElection-PT-05b-CTLFireability-09: EXEG true state space /EXEG
StigmergyElection-PT-05b-CTLFireability-13: CONJ false CTL model checker
StigmergyElection-PT-05b-CTLFireability-14: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-15: DISJ true findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyElection-PT-05b-CTLFireability-04: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-05b-CTLFireability-11: CTL 0 0 0 0 1 0 1 0
StigmergyElection-PT-05b-CTLFireability-12: CTL 0 0 1 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
28 CTL EXCL 30/3327 10/32 StigmergyElection-PT-05b-CTLFireability-12 2182354 m, 68336 m/sec, 21416953 t fired, .

Time elapsed: 303 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 13
lola: FINISHED task # 28 (type EXCL) for StigmergyElection-PT-05b-CTLFireability-12
lola: result : true
lola: markings : 2525922
lola: fired transitions : 24960024
lola: time used : 35.000000
lola: memory pages used : 11
lola: Portfolio finished: no open tasks 13

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-05b-CTLFireability-00: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-01: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-02: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-03: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-04: CTL unknown AGGR
StigmergyElection-PT-05b-CTLFireability-06: EXEG true state space /EXEG
StigmergyElection-PT-05b-CTLFireability-08: CTL true CTL model checker
StigmergyElection-PT-05b-CTLFireability-09: EXEG true state space /EXEG
StigmergyElection-PT-05b-CTLFireability-11: CTL unknown AGGR
StigmergyElection-PT-05b-CTLFireability-12: CTL true CTL model checker
StigmergyElection-PT-05b-CTLFireability-13: CONJ false CTL model checker
StigmergyElection-PT-05b-CTLFireability-14: CTL false CTL model checker
StigmergyElection-PT-05b-CTLFireability-15: DISJ true findpath


Time elapsed: 308 secs. Pages in use: 32

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="StigmergyElection-PT-05b"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is StigmergyElection-PT-05b, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r455-smll-167912647600610"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/StigmergyElection-PT-05b.tgz
mv StigmergyElection-PT-05b execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' CTLFireability.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;