Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r455-smll-167912647600582.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
...............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is StigmergyElection-PT-03b, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r455-smll-167912647600582
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 560K
-rw-r--r-- 1 mcc users 5.9K Feb 26 16:27 CTLCardinality.txt
-rw-r--r-- 1 mcc users 62K Feb 26 16:27 CTLCardinality.xml
-rw-r--r-- 1 mcc users 6.1K Feb 26 16:27 CTLFireability.txt
-rw-r--r-- 1 mcc users 61K Feb 26 16:27 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.6K Feb 25 17:14 LTLCardinality.txt
-rw-r--r-- 1 mcc users 26K Feb 25 17:14 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.3K Feb 25 17:14 LTLFireability.txt
-rw-r--r-- 1 mcc users 18K Feb 25 17:14 LTLFireability.xml
-rw-r--r-- 1 mcc users 11K Feb 26 16:28 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 112K Feb 26 16:28 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 9.3K Feb 26 16:28 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 82K Feb 26 16:28 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 17:14 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.8K Feb 25 17:14 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 117K Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME StigmergyElection-PT-03b-ReachabilityCardinality-00
FORMULA_NAME StigmergyElection-PT-03b-ReachabilityCardinality-01
FORMULA_NAME StigmergyElection-PT-03b-ReachabilityCardinality-02
FORMULA_NAME StigmergyElection-PT-03b-ReachabilityCardinality-03
FORMULA_NAME StigmergyElection-PT-03b-ReachabilityCardinality-04
FORMULA_NAME StigmergyElection-PT-03b-ReachabilityCardinality-05
FORMULA_NAME StigmergyElection-PT-03b-ReachabilityCardinality-06
FORMULA_NAME StigmergyElection-PT-03b-ReachabilityCardinality-07
FORMULA_NAME StigmergyElection-PT-03b-ReachabilityCardinality-08
FORMULA_NAME StigmergyElection-PT-03b-ReachabilityCardinality-09
FORMULA_NAME StigmergyElection-PT-03b-ReachabilityCardinality-10
FORMULA_NAME StigmergyElection-PT-03b-ReachabilityCardinality-11
FORMULA_NAME StigmergyElection-PT-03b-ReachabilityCardinality-12
FORMULA_NAME StigmergyElection-PT-03b-ReachabilityCardinality-13
FORMULA_NAME StigmergyElection-PT-03b-ReachabilityCardinality-14
FORMULA_NAME StigmergyElection-PT-03b-ReachabilityCardinality-15

=== Now, execution of the tool begins

BK_START 1679312898935

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=ReachabilityCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=StigmergyElection-PT-03b
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-20 11:48:21] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityCardinality, -timeout, 360, -rebuildPNML]
[2023-03-20 11:48:21] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-20 11:48:22] [INFO ] Load time of PNML (sax parser for PT used): 271 ms
[2023-03-20 11:48:22] [INFO ] Transformed 427 places.
[2023-03-20 11:48:22] [INFO ] Transformed 518 transitions.
[2023-03-20 11:48:22] [INFO ] Found NUPN structural information;
[2023-03-20 11:48:22] [INFO ] Parsed PT model containing 427 places and 518 transitions and 1323 arcs in 437 ms.
Parsed 16 properties from file /home/mcc/execution/ReachabilityCardinality.xml in 42 ms.
Working with output stream class java.io.PrintStream
FORMULA StigmergyElection-PT-03b-ReachabilityCardinality-05 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA StigmergyElection-PT-03b-ReachabilityCardinality-09 FALSE TECHNIQUES TOPOLOGICAL INITIAL_STATE
FORMULA StigmergyElection-PT-03b-ReachabilityCardinality-10 TRUE TECHNIQUES TOPOLOGICAL INITIAL_STATE
Incomplete random walk after 10000 steps, including 173 resets, run finished after 892 ms. (steps per millisecond=11 ) properties (out of 13) seen :6
FORMULA StigmergyElection-PT-03b-ReachabilityCardinality-14 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA StigmergyElection-PT-03b-ReachabilityCardinality-08 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA StigmergyElection-PT-03b-ReachabilityCardinality-06 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA StigmergyElection-PT-03b-ReachabilityCardinality-04 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA StigmergyElection-PT-03b-ReachabilityCardinality-02 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA StigmergyElection-PT-03b-ReachabilityCardinality-00 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Incomplete Best-First random walk after 10000 steps, including 33 resets, run finished after 73 ms. (steps per millisecond=136 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10000 steps, including 51 resets, run finished after 82 ms. (steps per millisecond=121 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 41 resets, run finished after 74 ms. (steps per millisecond=135 ) properties (out of 7) seen :0
Incomplete Best-First random walk after 10001 steps, including 39 resets, run finished after 92 ms. (steps per millisecond=108 ) properties (out of 7) seen :1
FORMULA StigmergyElection-PT-03b-ReachabilityCardinality-11 FALSE TECHNIQUES TOPOLOGICAL BESTFIRST_WALK
Incomplete Best-First random walk after 10001 steps, including 43 resets, run finished after 60 ms. (steps per millisecond=166 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10000 steps, including 40 resets, run finished after 40 ms. (steps per millisecond=250 ) properties (out of 6) seen :0
Incomplete Best-First random walk after 10000 steps, including 41 resets, run finished after 44 ms. (steps per millisecond=227 ) properties (out of 6) seen :0
Running SMT prover for 6 properties.
// Phase 1: matrix 518 rows 427 cols
[2023-03-20 11:48:23] [INFO ] Computed 4 place invariants in 19 ms
[2023-03-20 11:48:24] [INFO ] After 503ms SMT Verify possible using all constraints in real domain returned unsat :0 sat :0 real:6
[2023-03-20 11:48:24] [INFO ] [Nat]Absence check using 4 positive place invariants in 11 ms returned sat
[2023-03-20 11:48:25] [INFO ] After 696ms SMT Verify possible using state equation in natural domain returned unsat :1 sat :5
[2023-03-20 11:48:26] [INFO ] Deduced a trap composed of 191 places in 426 ms of which 13 ms to minimize.
[2023-03-20 11:48:26] [INFO ] Deduced a trap composed of 210 places in 268 ms of which 2 ms to minimize.
[2023-03-20 11:48:26] [INFO ] Deduced a trap composed of 189 places in 422 ms of which 2 ms to minimize.
[2023-03-20 11:48:27] [INFO ] Deduced a trap composed of 189 places in 214 ms of which 1 ms to minimize.
[2023-03-20 11:48:27] [INFO ] Trap strengthening (SAT) tested/added 5/4 trap constraints in 1568 ms
[2023-03-20 11:48:27] [INFO ] Deduced a trap composed of 189 places in 176 ms of which 0 ms to minimize.
[2023-03-20 11:48:27] [INFO ] Trap strengthening procedure managed to obtain unsat after adding 1 trap constraints in 205 ms
[2023-03-20 11:48:27] [INFO ] Deduced a trap composed of 190 places in 291 ms of which 1 ms to minimize.
[2023-03-20 11:48:27] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 352 ms
[2023-03-20 11:48:27] [INFO ] After 3074ms SMT Verify possible using trap constraints in natural domain returned unsat :2 sat :4
Attempting to minimize the solution found.
Minimization took 188 ms.
[2023-03-20 11:48:28] [INFO ] After 3625ms SMT Verify possible using all constraints in natural domain returned unsat :2 sat :4
FORMULA StigmergyElection-PT-03b-ReachabilityCardinality-07 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA StigmergyElection-PT-03b-ReachabilityCardinality-03 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
Fused 6 Parikh solutions to 3 different solutions.
Parikh walk visited 0 properties in 25 ms.
Support contains 22 out of 427 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 427/427 places, 518/518 transitions.
Graph (trivial) has 381 edges and 427 vertex of which 60 / 427 are part of one of the 9 SCC in 5 ms
Free SCC test removed 51 places
Drop transitions removed 65 transitions
Reduce isomorphic transitions removed 65 transitions.
Graph (complete) has 583 edges and 376 vertex of which 370 are kept as prefixes of interest. Removing 6 places using SCC suffix rule.2 ms
Discarding 6 places :
Also discarding 3 output transitions
Drop transitions removed 3 transitions
Drop transitions removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Drop transitions removed 223 transitions
Trivial Post-agglo rules discarded 223 transitions
Performed 223 trivial Post agglomeration. Transition count delta: 223
Iterating post reduction 0 with 226 rules applied. Total rules applied 228 place count 370 transition count 224
Reduce places removed 223 places and 0 transitions.
Ensure Unique test removed 5 transitions
Reduce isomorphic transitions removed 5 transitions.
Drop transitions removed 4 transitions
Trivial Post-agglo rules discarded 4 transitions
Performed 4 trivial Post agglomeration. Transition count delta: 4
Iterating post reduction 1 with 232 rules applied. Total rules applied 460 place count 147 transition count 215
Reduce places removed 4 places and 0 transitions.
Performed 21 Post agglomeration using F-continuation condition.Transition count delta: 21
Iterating post reduction 2 with 25 rules applied. Total rules applied 485 place count 143 transition count 194
Reduce places removed 21 places and 0 transitions.
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 3 with 22 rules applied. Total rules applied 507 place count 122 transition count 193
Performed 11 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 11 Pre rules applied. Total rules applied 507 place count 122 transition count 182
Deduced a syphon composed of 11 places in 0 ms
Reduce places removed 11 places and 0 transitions.
Iterating global reduction 4 with 22 rules applied. Total rules applied 529 place count 111 transition count 182
Discarding 24 places :
Symmetric choice reduction at 4 with 24 rule applications. Total rules 553 place count 87 transition count 158
Iterating global reduction 4 with 24 rules applied. Total rules applied 577 place count 87 transition count 158
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 4 with 1 rules applied. Total rules applied 578 place count 87 transition count 157
Discarding 6 places :
Symmetric choice reduction at 5 with 6 rule applications. Total rules 584 place count 81 transition count 122
Iterating global reduction 5 with 6 rules applied. Total rules applied 590 place count 81 transition count 122
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 5 with 3 rules applied. Total rules applied 593 place count 81 transition count 119
Performed 10 Post agglomeration using F-continuation condition.Transition count delta: 10
Deduced a syphon composed of 10 places in 0 ms
Reduce places removed 10 places and 0 transitions.
Iterating global reduction 6 with 20 rules applied. Total rules applied 613 place count 71 transition count 109
Discarding 2 places :
Symmetric choice reduction at 6 with 2 rule applications. Total rules 615 place count 69 transition count 107
Iterating global reduction 6 with 2 rules applied. Total rules applied 617 place count 69 transition count 107
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 0
Deduced a syphon composed of 1 places in 1 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 6 with 2 rules applied. Total rules applied 619 place count 68 transition count 107
Drop transitions removed 3 transitions
Redundant transition composition rules discarded 3 transitions
Iterating global reduction 6 with 3 rules applied. Total rules applied 622 place count 68 transition count 104
Free-agglomeration rule applied 11 times.
Iterating global reduction 6 with 11 rules applied. Total rules applied 633 place count 68 transition count 93
Reduce places removed 11 places and 0 transitions.
Iterating post reduction 6 with 11 rules applied. Total rules applied 644 place count 57 transition count 93
Drop transitions removed 1 transitions
Redundant transition composition rules discarded 1 transitions
Iterating global reduction 7 with 1 rules applied. Total rules applied 645 place count 57 transition count 92
Partial Free-agglomeration rule applied 2 times.
Drop transitions removed 2 transitions
Iterating global reduction 7 with 2 rules applied. Total rules applied 647 place count 57 transition count 92
Applied a total of 647 rules in 100 ms. Remains 57 /427 variables (removed 370) and now considering 92/518 (removed 426) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 100 ms. Remains : 57/427 places, 92/518 transitions.
Finished random walk after 1101 steps, including 45 resets, run visited all 4 properties in 25 ms. (steps per millisecond=44 )
FORMULA StigmergyElection-PT-03b-ReachabilityCardinality-15 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA StigmergyElection-PT-03b-ReachabilityCardinality-13 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA StigmergyElection-PT-03b-ReachabilityCardinality-12 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA StigmergyElection-PT-03b-ReachabilityCardinality-01 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
All properties solved without resorting to model-checking.
Total runtime 6373 ms.
starting LoLA
BK_INPUT StigmergyElection-PT-03b
BK_EXAMINATION: ReachabilityCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution
ReachabilityCardinality

FORMULA StigmergyElection-PT-03b-ReachabilityCardinality-00 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-03b-ReachabilityCardinality-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-03b-ReachabilityCardinality-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-03b-ReachabilityCardinality-04 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-03b-ReachabilityCardinality-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-03b-ReachabilityCardinality-13 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-03b-ReachabilityCardinality-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-03b-ReachabilityCardinality-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-03b-ReachabilityCardinality-08 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-03b-ReachabilityCardinality-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-03b-ReachabilityCardinality-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-03b-ReachabilityCardinality-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-03b-ReachabilityCardinality-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-03b-ReachabilityCardinality-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-03b-ReachabilityCardinality-01 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyElection-PT-03b-ReachabilityCardinality-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679312911043

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination ReachabilityCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/ReachabilityCardinality.xml
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 52 (type EXCL) for 0 StigmergyElection-PT-03b-ReachabilityCardinality-00
lola: time limit : 199 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 60 (type FNDP) for 6 StigmergyElection-PT-03b-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 61 (type EQUN) for 6 StigmergyElection-PT-03b-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 63 (type SRCH) for 6 StigmergyElection-PT-03b-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 52 (type EXCL) for StigmergyElection-PT-03b-ReachabilityCardinality-00
lola: result : true
lola: markings : 75
lola: fired transitions : 92
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 64 (type EXCL) for 6 StigmergyElection-PT-03b-ReachabilityCardinality-02
lola: time limit : 211 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 63 (type SRCH) for StigmergyElection-PT-03b-ReachabilityCardinality-02
lola: result : true
lola: markings : 10
lola: fired transitions : 9
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 60 (type FNDP) for StigmergyElection-PT-03b-ReachabilityCardinality-02 (obsolete)
lola: CANCELED task # 61 (type EQUN) for StigmergyElection-PT-03b-ReachabilityCardinality-02 (obsolete)
lola: CANCELED task # 64 (type EXCL) for StigmergyElection-PT-03b-ReachabilityCardinality-02 (obsolete)
lola: LAUNCH task # 78 (type EXCL) for 15 StigmergyElection-PT-03b-ReachabilityCardinality-05
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 67 (type FNDP) for 9 StigmergyElection-PT-03b-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 68 (type EQUN) for 9 StigmergyElection-PT-03b-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 70 (type SRCH) for 9 StigmergyElection-PT-03b-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 60 (type FNDP) for StigmergyElection-PT-03b-ReachabilityCardinality-02
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: result : true
lola: fired transitions : 8
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-61.sara.
sara: place or transition ordering is non-deterministic
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 78 (type EXCL) for StigmergyElection-PT-03b-ReachabilityCardinality-05
lola: result : false
lola: markings : 1979
lola: fired transitions : 2622
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 57 (type EXCL) for 12 StigmergyElection-PT-03b-ReachabilityCardinality-04
lola: time limit : 449 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-68.sara.
lola: FINISHED task # 57 (type EXCL) for StigmergyElection-PT-03b-ReachabilityCardinality-04
lola: result : true
lola: markings : 788
lola: fired transitions : 998
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 141 (type EXCL) for 30 StigmergyElection-PT-03b-ReachabilityCardinality-10
lola: time limit : 299 sec
lola: memory limit: 32 pages
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 141 (type EXCL) for StigmergyElection-PT-03b-ReachabilityCardinality-10
lola: result : false
lola: markings : 1971
lola: fired transitions : 2610
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 132 (type EXCL) for 39 StigmergyElection-PT-03b-ReachabilityCardinality-13
lola: time limit : 327 sec
lola: memory limit: 32 pages
lola: FINISHED task # 132 (type EXCL) for StigmergyElection-PT-03b-ReachabilityCardinality-13
lola: result : true
lola: markings : 871
lola: fired transitions : 958
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 152 (type EXCL) for 45 StigmergyElection-PT-03b-ReachabilityCardinality-15
lola: time limit : 359 sec
lola: memory limit: 32 pages
lola: FINISHED task # 152 (type EXCL) for StigmergyElection-PT-03b-ReachabilityCardinality-15
lola: result : true
lola: markings : 16
lola: fired transitions : 17
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 127 (type EXCL) for 18 StigmergyElection-PT-03b-ReachabilityCardinality-06
lola: time limit : 399 sec
lola: memory limit: 32 pages
lola: FINISHED task # 127 (type EXCL) for StigmergyElection-PT-03b-ReachabilityCardinality-06
lola: result : true
lola: markings : 1184
lola: fired transitions : 1537
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 91 (type EXCL) for 24 StigmergyElection-PT-03b-ReachabilityCardinality-08
lola: time limit : 449 sec
lola: memory limit: 32 pages
lola: FINISHED task # 91 (type EXCL) for StigmergyElection-PT-03b-ReachabilityCardinality-08
lola: result : true
lola: markings : 531
lola: fired transitions : 568
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 85 (type EXCL) for 36 StigmergyElection-PT-03b-ReachabilityCardinality-12
lola: time limit : 514 sec
lola: memory limit: 32 pages
lola: FINISHED task # 85 (type EXCL) for StigmergyElection-PT-03b-ReachabilityCardinality-12
lola: result : true
lola: markings : 673
lola: fired transitions : 732
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 121 (type EXCL) for 27 StigmergyElection-PT-03b-ReachabilityCardinality-09
lola: time limit : 599 sec
lola: memory limit: 32 pages

lola: FINISHED task # 61 (type EQUN) for StigmergyElection-PT-03b-ReachabilityCardinality-02
lola: result : true
lola: FINISHED task # 121 (type EXCL) for StigmergyElection-PT-03b-ReachabilityCardinality-09
lola: result : false
lola: markings : 11861
lola: fired transitions : 19293
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 98 (type EXCL) for 42 StigmergyElection-PT-03b-ReachabilityCardinality-14
lola: time limit : 719 sec
lola: memory limit: 32 pages
lola: FINISHED task # 98 (type EXCL) for StigmergyElection-PT-03b-ReachabilityCardinality-14
lola: result : true
lola: markings : 13
lola: fired transitions : 12
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 71 (type EXCL) for 9 StigmergyElection-PT-03b-ReachabilityCardinality-03
lola: time limit : 899 sec
lola: memory limit: 32 pages
lola: FINISHED task # 70 (type SRCH) for StigmergyElection-PT-03b-ReachabilityCardinality-03
lola: result : false
lola: markings : 59855
lola: fired transitions : 109340
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 67 (type FNDP) for StigmergyElection-PT-03b-ReachabilityCardinality-03 (obsolete)
lola: CANCELED task # 68 (type EQUN) for StigmergyElection-PT-03b-ReachabilityCardinality-03 (obsolete)
lola: CANCELED task # 71 (type EXCL) for StigmergyElection-PT-03b-ReachabilityCardinality-03 (obsolete)
lola: LAUNCH task # 105 (type EXCL) for 33 StigmergyElection-PT-03b-ReachabilityCardinality-11
lola: time limit : 1199 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 136 (type FNDP) for 21 StigmergyElection-PT-03b-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 143 (type EQUN) for 21 StigmergyElection-PT-03b-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 145 (type SRCH) for 21 StigmergyElection-PT-03b-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 67 (type FNDP) for StigmergyElection-PT-03b-ReachabilityCardinality-03
lola: result : unknown
lola: fired transitions : 70671
lola: tried executions : 5242
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 68 (type EQUN) for StigmergyElection-PT-03b-ReachabilityCardinality-03
lola: result : unknown
lola: FINISHED task # 105 (type EXCL) for StigmergyElection-PT-03b-ReachabilityCardinality-11
lola: result : true
lola: markings : 17
lola: fired transitions : 16
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 112 (type EXCL) for 3 StigmergyElection-PT-03b-ReachabilityCardinality-01
lola: time limit : 1799 sec
lola: memory limit: 32 pages
lola: FINISHED task # 112 (type EXCL) for StigmergyElection-PT-03b-ReachabilityCardinality-01
lola: result : true
lola: markings : 1823
lola: fired transitions : 1887
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 146 (type EXCL) for 21 StigmergyElection-PT-03b-ReachabilityCardinality-07
lola: time limit : 3599 sec
lola: memory limit: 32 pages
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-143.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 146 (type EXCL) for StigmergyElection-PT-03b-ReachabilityCardinality-07
lola: result : false
lola: markings : 7700
lola: fired transitions : 10089
lola: time used : 1.000000
lola: memory pages used : 1
lola: CANCELED task # 136 (type FNDP) for StigmergyElection-PT-03b-ReachabilityCardinality-07 (obsolete)
lola: CANCELED task # 143 (type EQUN) for StigmergyElection-PT-03b-ReachabilityCardinality-07 (obsolete)
lola: CANCELED task # 145 (type SRCH) for StigmergyElection-PT-03b-ReachabilityCardinality-07 (obsolete)
lola: Portfolio finished: no open formulas

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyElection-PT-03b-ReachabilityCardinality-00: EF true tandem / relaxed
StigmergyElection-PT-03b-ReachabilityCardinality-01: AG false tandem / relaxed
StigmergyElection-PT-03b-ReachabilityCardinality-02: AG false tandem / insertion
StigmergyElection-PT-03b-ReachabilityCardinality-03: AG true tandem / insertion
StigmergyElection-PT-03b-ReachabilityCardinality-04: EF true tandem / relaxed
StigmergyElection-PT-03b-ReachabilityCardinality-05: AG true tandem / relaxed
StigmergyElection-PT-03b-ReachabilityCardinality-06: AG false tandem / relaxed
StigmergyElection-PT-03b-ReachabilityCardinality-07: AG true tandem / relaxed
StigmergyElection-PT-03b-ReachabilityCardinality-08: EF true tandem / relaxed
StigmergyElection-PT-03b-ReachabilityCardinality-09: EF false tandem / relaxed
StigmergyElection-PT-03b-ReachabilityCardinality-10: AG true tandem / relaxed
StigmergyElection-PT-03b-ReachabilityCardinality-11: AG false tandem / relaxed
StigmergyElection-PT-03b-ReachabilityCardinality-12: EF true tandem / relaxed
StigmergyElection-PT-03b-ReachabilityCardinality-13: EF true tandem / relaxed
StigmergyElection-PT-03b-ReachabilityCardinality-14: AG false tandem / relaxed
StigmergyElection-PT-03b-ReachabilityCardinality-15: AG false tandem / relaxed


Time elapsed: 2 secs. Pages in use: 3

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="StigmergyElection-PT-03b"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is StigmergyElection-PT-03b, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r455-smll-167912647600582"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/StigmergyElection-PT-03b.tgz
mv StigmergyElection-PT-03b execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;