Execution Chart

We display below the execution chart for this examination (boot time has been removed).

Trace from the execution

Formatting '/data/fkordon/mcc2023-input.r455-smll-167912647400494.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..............................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is StigmergyCommit-PT-08a, examination is ReachabilityCardinality
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r455-smll-167912647400494
=====================================================================

--------------------
preparation of the directory to be used:
/home/mcc/execution
total 18M
-rw-r--r-- 1 mcc users 6.7K Feb 26 11:04 CTLCardinality.txt
-rw-r--r-- 1 mcc users 71K Feb 26 11:04 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.3K Feb 26 11:02 CTLFireability.txt
-rw-r--r-- 1 mcc users 48K Feb 26 11:02 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.5K Feb 25 17:12 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Feb 25 17:12 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Feb 25 17:12 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Feb 25 17:12 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Feb 26 11:06 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 118K Feb 26 11:06 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.8K Feb 26 11:05 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 62K Feb 26 11:05 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 17:12 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 17:12 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 17M Mar 5 18:23 model.pnml

--------------------
content from stdout:

=== Data for post analysis generated by BenchKit (invocation template)

The expected result is a vector of booleans
BOOL_VECTOR

here is the order used to build the result vector(from text file)
FORMULA_NAME StigmergyCommit-PT-08a-ReachabilityCardinality-00
FORMULA_NAME StigmergyCommit-PT-08a-ReachabilityCardinality-01
FORMULA_NAME StigmergyCommit-PT-08a-ReachabilityCardinality-02
FORMULA_NAME StigmergyCommit-PT-08a-ReachabilityCardinality-03
FORMULA_NAME StigmergyCommit-PT-08a-ReachabilityCardinality-04
FORMULA_NAME StigmergyCommit-PT-08a-ReachabilityCardinality-05
FORMULA_NAME StigmergyCommit-PT-08a-ReachabilityCardinality-06
FORMULA_NAME StigmergyCommit-PT-08a-ReachabilityCardinality-07
FORMULA_NAME StigmergyCommit-PT-08a-ReachabilityCardinality-08
FORMULA_NAME StigmergyCommit-PT-08a-ReachabilityCardinality-09
FORMULA_NAME StigmergyCommit-PT-08a-ReachabilityCardinality-10
FORMULA_NAME StigmergyCommit-PT-08a-ReachabilityCardinality-11
FORMULA_NAME StigmergyCommit-PT-08a-ReachabilityCardinality-12
FORMULA_NAME StigmergyCommit-PT-08a-ReachabilityCardinality-13
FORMULA_NAME StigmergyCommit-PT-08a-ReachabilityCardinality-14
FORMULA_NAME StigmergyCommit-PT-08a-ReachabilityCardinality-15

=== Now, execution of the tool begins

BK_START 1679265265864

bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=ReachabilityCardinality
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=StigmergyCommit-PT-08a
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-19 22:34:28] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, ReachabilityCardinality, -timeout, 360, -rebuildPNML]
[2023-03-19 22:34:28] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-19 22:34:30] [INFO ] Load time of PNML (sax parser for PT used): 1390 ms
[2023-03-19 22:34:30] [INFO ] Transformed 328 places.
[2023-03-19 22:34:30] [INFO ] Transformed 18744 transitions.
[2023-03-19 22:34:30] [INFO ] Found NUPN structural information;
[2023-03-19 22:34:30] [INFO ] Parsed PT model containing 328 places and 18744 transitions and 330279 arcs in 1719 ms.
Parsed 16 properties from file /home/mcc/execution/ReachabilityCardinality.xml in 27 ms.
Working with output stream class java.io.PrintStream
Ensure Unique test removed 17295 transitions
Reduce redundant transitions removed 17295 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 1142 ms. (steps per millisecond=8 ) properties (out of 16) seen :4
FORMULA StigmergyCommit-PT-08a-ReachabilityCardinality-15 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA StigmergyCommit-PT-08a-ReachabilityCardinality-09 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA StigmergyCommit-PT-08a-ReachabilityCardinality-06 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA StigmergyCommit-PT-08a-ReachabilityCardinality-04 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 47 ms. (steps per millisecond=212 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 28 ms. (steps per millisecond=357 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 50 ms. (steps per millisecond=200 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10000 steps, including 2 resets, run finished after 81 ms. (steps per millisecond=123 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 25 ms. (steps per millisecond=400 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 53 ms. (steps per millisecond=188 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 20 ms. (steps per millisecond=500 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 18 ms. (steps per millisecond=555 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 3 resets, run finished after 63 ms. (steps per millisecond=158 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 45 ms. (steps per millisecond=222 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 3 resets, run finished after 63 ms. (steps per millisecond=158 ) properties (out of 12) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 50 ms. (steps per millisecond=200 ) properties (out of 12) seen :0
Running SMT prover for 12 properties.
[2023-03-19 22:34:32] [INFO ] Flow matrix only has 1422 transitions (discarded 27 similar events)
// Phase 1: matrix 1422 rows 328 cols
[2023-03-19 22:34:32] [INFO ] Computed 10 place invariants in 47 ms
[2023-03-19 22:34:33] [INFO ] After 837ms SMT Verify possible using all constraints in real domain returned unsat :1 sat :0 real:11
[2023-03-19 22:34:34] [INFO ] [Nat]Absence check using 10 positive place invariants in 15 ms returned sat
[2023-03-19 22:34:36] [INFO ] After 2231ms SMT Verify possible using state equation in natural domain returned unsat :1 sat :11
[2023-03-19 22:34:36] [INFO ] State equation strengthened by 1147 read => feed constraints.
[2023-03-19 22:34:39] [INFO ] After 2600ms SMT Verify possible using 1147 Read/Feed constraints in natural domain returned unsat :1 sat :11
[2023-03-19 22:34:39] [INFO ] Deduced a trap composed of 19 places in 580 ms of which 9 ms to minimize.
[2023-03-19 22:34:40] [INFO ] Deduced a trap composed of 17 places in 503 ms of which 2 ms to minimize.
[2023-03-19 22:34:40] [INFO ] Deduced a trap composed of 16 places in 357 ms of which 1 ms to minimize.
[2023-03-19 22:34:41] [INFO ] Deduced a trap composed of 17 places in 412 ms of which 1 ms to minimize.
[2023-03-19 22:34:41] [INFO ] Deduced a trap composed of 17 places in 392 ms of which 2 ms to minimize.
[2023-03-19 22:34:42] [INFO ] Deduced a trap composed of 16 places in 318 ms of which 1 ms to minimize.
[2023-03-19 22:34:42] [INFO ] Deduced a trap composed of 19 places in 302 ms of which 2 ms to minimize.
[2023-03-19 22:34:43] [INFO ] Deduced a trap composed of 17 places in 287 ms of which 1 ms to minimize.
[2023-03-19 22:34:43] [INFO ] Deduced a trap composed of 18 places in 227 ms of which 1 ms to minimize.
[2023-03-19 22:34:43] [INFO ] Deduced a trap composed of 19 places in 188 ms of which 0 ms to minimize.
[2023-03-19 22:34:44] [INFO ] Deduced a trap composed of 16 places in 225 ms of which 0 ms to minimize.
[2023-03-19 22:34:44] [INFO ] Deduced a trap composed of 16 places in 169 ms of which 0 ms to minimize.
[2023-03-19 22:34:44] [INFO ] Deduced a trap composed of 18 places in 174 ms of which 1 ms to minimize.
[2023-03-19 22:34:45] [INFO ] Deduced a trap composed of 16 places in 233 ms of which 0 ms to minimize.
[2023-03-19 22:34:45] [INFO ] Deduced a trap composed of 16 places in 184 ms of which 0 ms to minimize.
[2023-03-19 22:34:45] [INFO ] Deduced a trap composed of 16 places in 172 ms of which 0 ms to minimize.
[2023-03-19 22:34:45] [INFO ] Deduced a trap composed of 16 places in 122 ms of which 1 ms to minimize.
[2023-03-19 22:34:45] [INFO ] Deduced a trap composed of 16 places in 124 ms of which 1 ms to minimize.
[2023-03-19 22:34:46] [INFO ] Trap strengthening (SAT) tested/added 19/18 trap constraints in 6767 ms
[2023-03-19 22:34:46] [INFO ] Deduced a trap composed of 17 places in 281 ms of which 1 ms to minimize.
[2023-03-19 22:34:46] [INFO ] Deduced a trap composed of 17 places in 295 ms of which 3 ms to minimize.
[2023-03-19 22:34:47] [INFO ] Deduced a trap composed of 16 places in 298 ms of which 1 ms to minimize.
[2023-03-19 22:34:47] [INFO ] Deduced a trap composed of 16 places in 287 ms of which 0 ms to minimize.
[2023-03-19 22:34:47] [INFO ] Deduced a trap composed of 16 places in 219 ms of which 1 ms to minimize.
[2023-03-19 22:34:48] [INFO ] Deduced a trap composed of 18 places in 168 ms of which 1 ms to minimize.
[2023-03-19 22:34:48] [INFO ] Deduced a trap composed of 16 places in 117 ms of which 1 ms to minimize.
[2023-03-19 22:34:48] [INFO ] Trap strengthening (SAT) tested/added 8/7 trap constraints in 2245 ms
[2023-03-19 22:34:49] [INFO ] Deduced a trap composed of 17 places in 376 ms of which 0 ms to minimize.
[2023-03-19 22:34:49] [INFO ] Deduced a trap composed of 16 places in 347 ms of which 1 ms to minimize.
[2023-03-19 22:34:49] [INFO ] Deduced a trap composed of 16 places in 331 ms of which 1 ms to minimize.
[2023-03-19 22:34:50] [INFO ] Deduced a trap composed of 16 places in 280 ms of which 1 ms to minimize.
[2023-03-19 22:34:50] [INFO ] Trap strengthening procedure managed to obtain unsat after adding 4 trap constraints in 1552 ms
[2023-03-19 22:34:50] [INFO ] Deduced a trap composed of 17 places in 350 ms of which 3 ms to minimize.
[2023-03-19 22:34:51] [INFO ] Deduced a trap composed of 16 places in 263 ms of which 0 ms to minimize.
[2023-03-19 22:34:51] [INFO ] Deduced a trap composed of 16 places in 228 ms of which 1 ms to minimize.
[2023-03-19 22:34:51] [INFO ] Deduced a trap composed of 16 places in 169 ms of which 0 ms to minimize.
[2023-03-19 22:34:52] [INFO ] Deduced a trap composed of 16 places in 233 ms of which 2 ms to minimize.
[2023-03-19 22:34:52] [INFO ] Deduced a trap composed of 18 places in 193 ms of which 4 ms to minimize.
[2023-03-19 22:34:52] [INFO ] Deduced a trap composed of 16 places in 118 ms of which 1 ms to minimize.
[2023-03-19 22:34:52] [INFO ] Trap strengthening procedure managed to obtain unsat after adding 7 trap constraints in 2082 ms
[2023-03-19 22:34:52] [INFO ] Deduced a trap composed of 16 places in 111 ms of which 0 ms to minimize.
[2023-03-19 22:34:52] [INFO ] Deduced a trap composed of 16 places in 110 ms of which 0 ms to minimize.
[2023-03-19 22:34:53] [INFO ] Trap strengthening (SAT) tested/added 3/2 trap constraints in 459 ms
[2023-03-19 22:34:53] [INFO ] Deduced a trap composed of 16 places in 121 ms of which 1 ms to minimize.
[2023-03-19 22:34:53] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 333 ms
[2023-03-19 22:34:53] [INFO ] Deduced a trap composed of 16 places in 119 ms of which 0 ms to minimize.
[2023-03-19 22:34:53] [INFO ] Trap strengthening (SAT) tested/added 2/1 trap constraints in 262 ms
[2023-03-19 22:34:54] [INFO ] Deduced a trap composed of 17 places in 338 ms of which 1 ms to minimize.
[2023-03-19 22:34:55] [INFO ] Deduced a trap composed of 18 places in 293 ms of which 0 ms to minimize.
[2023-03-19 22:34:55] [INFO ] Deduced a trap composed of 18 places in 232 ms of which 0 ms to minimize.
[2023-03-19 22:34:55] [INFO ] Trap strengthening procedure managed to obtain unsat after adding 3 trap constraints in 1106 ms
[2023-03-19 22:34:56] [INFO ] Deduced a trap composed of 17 places in 366 ms of which 0 ms to minimize.
[2023-03-19 22:34:56] [INFO ] Deduced a trap composed of 17 places in 281 ms of which 1 ms to minimize.
[2023-03-19 22:34:56] [INFO ] Deduced a trap composed of 17 places in 222 ms of which 0 ms to minimize.
[2023-03-19 22:34:56] [INFO ] Trap strengthening procedure managed to obtain unsat after adding 3 trap constraints in 1086 ms
[2023-03-19 22:34:57] [INFO ] Deduced a trap composed of 16 places in 175 ms of which 0 ms to minimize.
[2023-03-19 22:34:57] [INFO ] Deduced a trap composed of 16 places in 135 ms of which 1 ms to minimize.
[2023-03-19 22:34:57] [INFO ] Trap strengthening procedure managed to obtain unsat after adding 2 trap constraints in 417 ms
[2023-03-19 22:34:57] [INFO ] After 21263ms SMT Verify possible using trap constraints in natural domain returned unsat :7 sat :5
Attempting to minimize the solution found.
Minimization took 627 ms.
[2023-03-19 22:34:58] [INFO ] After 24708ms SMT Verify possible using all constraints in natural domain returned unsat :7 sat :5
FORMULA StigmergyCommit-PT-08a-ReachabilityCardinality-14 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA StigmergyCommit-PT-08a-ReachabilityCardinality-13 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA StigmergyCommit-PT-08a-ReachabilityCardinality-12 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA StigmergyCommit-PT-08a-ReachabilityCardinality-11 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA StigmergyCommit-PT-08a-ReachabilityCardinality-07 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA StigmergyCommit-PT-08a-ReachabilityCardinality-03 TRUE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
FORMULA StigmergyCommit-PT-08a-ReachabilityCardinality-02 FALSE TECHNIQUES STRUCTURAL_REDUCTION TOPOLOGICAL SAT_SMT
Fused 12 Parikh solutions to 5 different solutions.
Parikh walk visited 0 properties in 112 ms.
Support contains 14 out of 328 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 328/328 places, 1449/1449 transitions.
Graph (complete) has 759 edges and 328 vertex of which 319 are kept as prefixes of interest. Removing 9 places using SCC suffix rule.24 ms
Discarding 9 places :
Also discarding 9 output transitions
Drop transitions removed 9 transitions
Drop transitions removed 27 transitions
Reduce isomorphic transitions removed 27 transitions.
Drop transitions removed 45 transitions
Trivial Post-agglo rules discarded 45 transitions
Performed 45 trivial Post agglomeration. Transition count delta: 45
Iterating post reduction 0 with 72 rules applied. Total rules applied 73 place count 319 transition count 1368
Reduce places removed 45 places and 0 transitions.
Ensure Unique test removed 29 transitions
Reduce isomorphic transitions removed 29 transitions.
Drop transitions removed 8 transitions
Trivial Post-agglo rules discarded 8 transitions
Performed 8 trivial Post agglomeration. Transition count delta: 8
Iterating post reduction 1 with 82 rules applied. Total rules applied 155 place count 274 transition count 1331
Reduce places removed 8 places and 0 transitions.
Performed 6 Post agglomeration using F-continuation condition.Transition count delta: 6
Iterating post reduction 2 with 14 rules applied. Total rules applied 169 place count 266 transition count 1325
Reduce places removed 6 places and 0 transitions.
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 3 with 9 rules applied. Total rules applied 178 place count 260 transition count 1322
Performed 58 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 4 with 58 Pre rules applied. Total rules applied 178 place count 260 transition count 1264
Deduced a syphon composed of 58 places in 1 ms
Reduce places removed 58 places and 0 transitions.
Iterating global reduction 4 with 116 rules applied. Total rules applied 294 place count 202 transition count 1264
Discarding 42 places :
Symmetric choice reduction at 4 with 42 rule applications. Total rules 336 place count 160 transition count 1222
Iterating global reduction 4 with 42 rules applied. Total rules applied 378 place count 160 transition count 1222
Discarding 39 places :
Symmetric choice reduction at 4 with 39 rule applications. Total rules 417 place count 121 transition count 1183
Iterating global reduction 4 with 39 rules applied. Total rules applied 456 place count 121 transition count 1183
Ensure Unique test removed 136 transitions
Reduce isomorphic transitions removed 136 transitions.
Iterating post reduction 4 with 136 rules applied. Total rules applied 592 place count 121 transition count 1047
Discarding 5 places :
Symmetric choice reduction at 5 with 5 rule applications. Total rules 597 place count 116 transition count 1042
Iterating global reduction 5 with 5 rules applied. Total rules applied 602 place count 116 transition count 1042
Discarding 5 places :
Symmetric choice reduction at 5 with 5 rule applications. Total rules 607 place count 111 transition count 1037
Iterating global reduction 5 with 5 rules applied. Total rules applied 612 place count 111 transition count 1037
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 5 with 4 rules applied. Total rules applied 616 place count 111 transition count 1033
Performed 13 Post agglomeration using F-continuation condition.Transition count delta: 13
Deduced a syphon composed of 13 places in 3 ms
Reduce places removed 13 places and 0 transitions.
Iterating global reduction 6 with 26 rules applied. Total rules applied 642 place count 98 transition count 1020
Drop transitions removed 4 transitions
Ensure Unique test removed 4 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 6 with 8 rules applied. Total rules applied 650 place count 98 transition count 1012
Discarding 8 places :
Symmetric choice reduction at 7 with 8 rule applications. Total rules 658 place count 90 transition count 1004
Iterating global reduction 7 with 8 rules applied. Total rules applied 666 place count 90 transition count 1004
Discarding 7 places :
Symmetric choice reduction at 7 with 7 rule applications. Total rules 673 place count 83 transition count 997
Iterating global reduction 7 with 7 rules applied. Total rules applied 680 place count 83 transition count 997
Discarding 7 places :
Symmetric choice reduction at 7 with 7 rule applications. Total rules 687 place count 76 transition count 990
Iterating global reduction 7 with 7 rules applied. Total rules applied 694 place count 76 transition count 990
Drop transitions removed 9 transitions
Redundant transition composition rules discarded 9 transitions
Iterating global reduction 7 with 9 rules applied. Total rules applied 703 place count 76 transition count 981
Free-agglomeration rule applied 2 times.
Iterating global reduction 7 with 2 rules applied. Total rules applied 705 place count 76 transition count 979
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 7 with 2 rules applied. Total rules applied 707 place count 74 transition count 979
Partial Free-agglomeration rule applied 8 times.
Drop transitions removed 8 transitions
Iterating global reduction 8 with 8 rules applied. Total rules applied 715 place count 74 transition count 979
Drop transitions removed 4 transitions
Redundant transition composition rules discarded 4 transitions
Iterating global reduction 8 with 4 rules applied. Total rules applied 719 place count 74 transition count 975
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 8 with 1 rules applied. Total rules applied 720 place count 73 transition count 974
Reduce places removed 1 places and 0 transitions.
Drop transitions removed 8 transitions
Trivial Post-agglo rules discarded 8 transitions
Performed 8 trivial Post agglomeration. Transition count delta: 8
Iterating post reduction 8 with 9 rules applied. Total rules applied 729 place count 72 transition count 966
Reduce places removed 8 places and 0 transitions.
Performed 2 Post agglomeration using F-continuation condition.Transition count delta: 2
Iterating post reduction 9 with 10 rules applied. Total rules applied 739 place count 64 transition count 964
Reduce places removed 2 places and 0 transitions.
Iterating post reduction 10 with 2 rules applied. Total rules applied 741 place count 62 transition count 964
Performed 5 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 11 with 5 Pre rules applied. Total rules applied 741 place count 62 transition count 959
Deduced a syphon composed of 5 places in 0 ms
Reduce places removed 5 places and 0 transitions.
Iterating global reduction 11 with 10 rules applied. Total rules applied 751 place count 57 transition count 959
Performed 13 Post agglomeration using F-continuation condition with reduction of 864 identical transitions.
Deduced a syphon composed of 13 places in 0 ms
Reduce places removed 13 places and 0 transitions.
Iterating global reduction 11 with 26 rules applied. Total rules applied 777 place count 44 transition count 82
Drop transitions removed 8 transitions
Ensure Unique test removed 18 transitions
Reduce isomorphic transitions removed 26 transitions.
Iterating post reduction 11 with 26 rules applied. Total rules applied 803 place count 44 transition count 56
Performed 4 Post agglomeration using F-continuation condition.Transition count delta: 4
Deduced a syphon composed of 4 places in 0 ms
Reduce places removed 6 places and 0 transitions.
Iterating global reduction 12 with 10 rules applied. Total rules applied 813 place count 38 transition count 52
Drop transitions removed 3 transitions
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 4 transitions.
Iterating post reduction 12 with 4 rules applied. Total rules applied 817 place count 38 transition count 48
Drop transitions removed 3 transitions
Redundant transition composition rules discarded 3 transitions
Iterating global reduction 13 with 3 rules applied. Total rules applied 820 place count 38 transition count 45
Free-agglomeration rule applied 1 times.
Iterating global reduction 13 with 1 rules applied. Total rules applied 821 place count 38 transition count 44
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 13 with 1 rules applied. Total rules applied 822 place count 37 transition count 44
Partial Post-agglomeration rule applied 1 times.
Drop transitions removed 1 transitions
Iterating global reduction 14 with 1 rules applied. Total rules applied 823 place count 37 transition count 44
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 14 with 1 rules applied. Total rules applied 824 place count 37 transition count 43
Reduce places removed 5 places and 5 transitions.
Iterating global reduction 15 with 5 rules applied. Total rules applied 829 place count 32 transition count 38
Applied a total of 829 rules in 1695 ms. Remains 32 /328 variables (removed 296) and now considering 38/1449 (removed 1411) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 1695 ms. Remains : 32/328 places, 38/1449 transitions.
Finished random walk after 107 steps, including 4 resets, run visited all 5 properties in 3 ms. (steps per millisecond=35 )
FORMULA StigmergyCommit-PT-08a-ReachabilityCardinality-10 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA StigmergyCommit-PT-08a-ReachabilityCardinality-08 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA StigmergyCommit-PT-08a-ReachabilityCardinality-05 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA StigmergyCommit-PT-08a-ReachabilityCardinality-01 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
FORMULA StigmergyCommit-PT-08a-ReachabilityCardinality-00 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
All properties solved without resorting to model-checking.
Total runtime 31632 ms.
starting LoLA
BK_INPUT StigmergyCommit-PT-08a
BK_EXAMINATION: ReachabilityCardinality
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution
ReachabilityCardinality

FORMULA StigmergyCommit-PT-08a-ReachabilityCardinality-10 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyCommit-PT-08a-ReachabilityCardinality-07 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyCommit-PT-08a-ReachabilityCardinality-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyCommit-PT-08a-ReachabilityCardinality-02 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyCommit-PT-08a-ReachabilityCardinality-09 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyCommit-PT-08a-ReachabilityCardinality-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyCommit-PT-08a-ReachabilityCardinality-05 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyCommit-PT-08a-ReachabilityCardinality-06 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyCommit-PT-08a-ReachabilityCardinality-14 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyCommit-PT-08a-ReachabilityCardinality-08 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyCommit-PT-08a-ReachabilityCardinality-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyCommit-PT-08a-ReachabilityCardinality-15 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyCommit-PT-08a-ReachabilityCardinality-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyCommit-PT-08a-ReachabilityCardinality-11 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyCommit-PT-08a-ReachabilityCardinality-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

FORMULA StigmergyCommit-PT-08a-ReachabilityCardinality-00 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT

BK_STOP 1679265346191
TIME LIMIT: Killed by timeout after 3600 seconds
MemTotal: 16393216 kB
MemFree: 13470888 kB
After kill :
MemTotal: 16393216 kB
MemFree: 13469620 kB

BK_TIME_CONFINEMENT_REACHED

--------------------
content from stderr:

+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination ReachabilityCardinality -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/ReachabilityCardinality.xml
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-ReachabilityCardinality-00: AG 0 0 0 0 1 0 0 0
StigmergyCommit-PT-08a-ReachabilityCardinality-01: EF 0 0 0 0 1 0 0 0
StigmergyCommit-PT-08a-ReachabilityCardinality-02: EF 0 0 0 0 1 0 0 0
StigmergyCommit-PT-08a-ReachabilityCardinality-03: AG 0 0 0 0 1 0 0 0
StigmergyCommit-PT-08a-ReachabilityCardinality-04: AG 0 0 0 0 1 0 0 0
StigmergyCommit-PT-08a-ReachabilityCardinality-05: EF 0 0 0 0 1 0 0 0
StigmergyCommit-PT-08a-ReachabilityCardinality-06: AG 0 0 0 0 1 0 0 0
StigmergyCommit-PT-08a-ReachabilityCardinality-07: EF 0 0 0 0 1 0 0 0
StigmergyCommit-PT-08a-ReachabilityCardinality-08: AG 0 0 0 0 1 0 0 0
StigmergyCommit-PT-08a-ReachabilityCardinality-09: AG 0 0 0 0 0 0 0 0
StigmergyCommit-PT-08a-ReachabilityCardinality-10: EF 0 0 0 0 1 0 0 0
StigmergyCommit-PT-08a-ReachabilityCardinality-11: AG 0 0 0 0 1 0 0 0
StigmergyCommit-PT-08a-ReachabilityCardinality-12: AG 0 0 0 0 0 0 0 0
StigmergyCommit-PT-08a-ReachabilityCardinality-13: EF 0 0 0 0 1 0 0 0
StigmergyCommit-PT-08a-ReachabilityCardinality-14: AG 0 0 0 0 1 0 0 0
StigmergyCommit-PT-08a-ReachabilityCardinality-15: AG 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 33 secs. Pages in use: 0
# running tasks: 0 of 4 Visible: 16
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 52 (type EXCL) for 30 StigmergyCommit-PT-08a-ReachabilityCardinality-10
lola: time limit : 222 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 48 (type FNDP) for 30 StigmergyCommit-PT-08a-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 49 (type EQUN) for 30 StigmergyCommit-PT-08a-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 51 (type SRCH) for 30 StigmergyCommit-PT-08a-ReachabilityCardinality-10
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 51 (type SRCH) for StigmergyCommit-PT-08a-ReachabilityCardinality-10
lola: result : true
lola: markings : 6
lola: fired transitions : 7
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 48 (type FNDP) for StigmergyCommit-PT-08a-ReachabilityCardinality-10 (obsolete)
lola: CANCELED task # 49 (type EQUN) for StigmergyCommit-PT-08a-ReachabilityCardinality-10 (obsolete)
lola: CANCELED task # 52 (type EXCL) for StigmergyCommit-PT-08a-ReachabilityCardinality-10 (obsolete)
lola: FINISHED task # 48 (type FNDP) for StigmergyCommit-PT-08a-ReachabilityCardinality-10
lola: result : true
lola: fired transitions : 10
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 49 (type EQUN) for StigmergyCommit-PT-08a-ReachabilityCardinality-10
lola: result : unknown
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 58 (type EXCL) for 21 StigmergyCommit-PT-08a-ReachabilityCardinality-07
lola: time limit : 237 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 54 (type FNDP) for 21 StigmergyCommit-PT-08a-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 55 (type EQUN) for 21 StigmergyCommit-PT-08a-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 57 (type SRCH) for 21 StigmergyCommit-PT-08a-ReachabilityCardinality-07
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 58 (type EXCL) for StigmergyCommit-PT-08a-ReachabilityCardinality-07
lola: result : true
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 54 (type FNDP) for StigmergyCommit-PT-08a-ReachabilityCardinality-07 (obsolete)
lola: CANCELED task # 55 (type EQUN) for StigmergyCommit-PT-08a-ReachabilityCardinality-07 (obsolete)
lola: CANCELED task # 57 (type SRCH) for StigmergyCommit-PT-08a-ReachabilityCardinality-07 (obsolete)
lola: FINISHED task # 54 (type FNDP) for StigmergyCommit-PT-08a-ReachabilityCardinality-07
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 57 (type SRCH) for StigmergyCommit-PT-08a-ReachabilityCardinality-07
lola: result : true
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 65 (type EXCL) for 12 StigmergyCommit-PT-08a-ReachabilityCardinality-04
lola: time limit : 254 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 61 (type FNDP) for 12 StigmergyCommit-PT-08a-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 62 (type EQUN) for 12 StigmergyCommit-PT-08a-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 64 (type SRCH) for 12 StigmergyCommit-PT-08a-ReachabilityCardinality-04
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 61 (type FNDP) for StigmergyCommit-PT-08a-ReachabilityCardinality-04
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-55.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: CANCELED task # 62 (type EQUN) for StigmergyCommit-PT-08a-ReachabilityCardinality-04 (obsolete)
lola: CANCELED task # 64 (type SRCH) for StigmergyCommit-PT-08a-ReachabilityCardinality-04 (obsolete)
lola: CANCELED task # 65 (type EXCL) for StigmergyCommit-PT-08a-ReachabilityCardinality-04 (obsolete)
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-62.sara.
sara: place or transition ordering is non-deterministic

FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-ReachabilityCardinality-04: AG false findpath
StigmergyCommit-PT-08a-ReachabilityCardinality-07: EF true tandem / relaxed
StigmergyCommit-PT-08a-ReachabilityCardinality-10: EF true tandem / insertion

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-ReachabilityCardinality-00: AG 0 0 0 0 1 0 0 0
StigmergyCommit-PT-08a-ReachabilityCardinality-01: EF 0 0 0 0 1 0 0 0
StigmergyCommit-PT-08a-ReachabilityCardinality-02: EF 0 0 0 0 1 0 0 0
StigmergyCommit-PT-08a-ReachabilityCardinality-03: AG 0 0 0 0 1 0 0 0
StigmergyCommit-PT-08a-ReachabilityCardinality-05: EF 0 0 0 0 1 0 0 0
StigmergyCommit-PT-08a-ReachabilityCardinality-06: AG 0 0 0 0 1 0 0 0
StigmergyCommit-PT-08a-ReachabilityCardinality-08: AG 0 0 0 0 1 0 0 0
StigmergyCommit-PT-08a-ReachabilityCardinality-09: AG 0 0 0 0 1 0 0 0
StigmergyCommit-PT-08a-ReachabilityCardinality-11: AG 0 0 0 0 1 0 0 0
StigmergyCommit-PT-08a-ReachabilityCardinality-12: AG 0 0 0 0 1 0 0 0
StigmergyCommit-PT-08a-ReachabilityCardinality-13: EF 0 0 0 0 1 0 0 0
StigmergyCommit-PT-08a-ReachabilityCardinality-14: AG 0 0 0 0 1 0 0 0
StigmergyCommit-PT-08a-ReachabilityCardinality-15: AG 0 0 0 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS

Time elapsed: 39 secs. Pages in use: 2
# running tasks: 0 of 4 Visible: 16
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 71 (type EXCL) for 6 StigmergyCommit-PT-08a-ReachabilityCardinality-02
lola: time limit : 273 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 67 (type FNDP) for 6 StigmergyCommit-PT-08a-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 68 (type EQUN) for 6 StigmergyCommit-PT-08a-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 70 (type SRCH) for 6 StigmergyCommit-PT-08a-ReachabilityCardinality-02
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 71 (type EXCL) for StigmergyCommit-PT-08a-ReachabilityCardinality-02
lola: result : false
lola: markings : 70
lola: fired transitions : 112
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 67 (type FNDP) for StigmergyCommit-PT-08a-ReachabilityCardinality-02 (obsolete)
lola: CANCELED task # 68 (type EQUN) for StigmergyCommit-PT-08a-ReachabilityCardinality-02 (obsolete)
lola: CANCELED task # 70 (type SRCH) for StigmergyCommit-PT-08a-ReachabilityCardinality-02 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-68.sara.
lola: FINISHED task # 62 (type EQUN) for StigmergyCommit-PT-08a-ReachabilityCardinality-04
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 78 (type EXCL) for 27 StigmergyCommit-PT-08a-ReachabilityCardinality-09
lola: time limit : 296 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 74 (type FNDP) for 27 StigmergyCommit-PT-08a-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 75 (type EQUN) for 27 StigmergyCommit-PT-08a-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 77 (type SRCH) for 27 StigmergyCommit-PT-08a-ReachabilityCardinality-09
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 78 (type EXCL) for StigmergyCommit-PT-08a-ReachabilityCardinality-09
lola: result : true
lola: markings : 4
lola: fired transitions : 5
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 74 (type FNDP) for StigmergyCommit-PT-08a-ReachabilityCardinality-09 (obsolete)
lola: CANCELED task # 75 (type EQUN) for StigmergyCommit-PT-08a-ReachabilityCardinality-09 (obsolete)
lola: CANCELED task # 77 (type SRCH) for StigmergyCommit-PT-08a-ReachabilityCardinality-09 (obsolete)
lola: FINISHED task # 74 (type FNDP) for StigmergyCommit-PT-08a-ReachabilityCardinality-09
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
sara: place or transition ordering is non-deterministic
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 84 (type EXCL) for 3 StigmergyCommit-PT-08a-ReachabilityCardinality-01
lola: time limit : 323 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 80 (type FNDP) for 3 StigmergyCommit-PT-08a-ReachabilityCardinality-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 81 (type EQUN) for 3 StigmergyCommit-PT-08a-ReachabilityCardinality-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 83 (type SRCH) for 3 StigmergyCommit-PT-08a-ReachabilityCardinality-01
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 84 (type EXCL) for StigmergyCommit-PT-08a-ReachabilityCardinality-01
lola: result : true
lola: markings : 5
lola: fired transitions : 6
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 80 (type FNDP) for StigmergyCommit-PT-08a-ReachabilityCardinality-01 (obsolete)
lola: CANCELED task # 81 (type EQUN) for StigmergyCommit-PT-08a-ReachabilityCardinality-01 (obsolete)
lola: CANCELED task # 83 (type SRCH) for StigmergyCommit-PT-08a-ReachabilityCardinality-01 (obsolete)
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-75.sara.
sara: place or transition ordering is non-deterministic

lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: FINISHED task # 75 (type EQUN) for StigmergyCommit-PT-08a-ReachabilityCardinality-09
lola: result : true
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-81.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 80 (type FNDP) for StigmergyCommit-PT-08a-ReachabilityCardinality-01
lola: result : true
lola: fired transitions : 4
lola: tried executions : 2
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: LAUNCH task # 90 (type EXCL) for 15 StigmergyCommit-PT-08a-ReachabilityCardinality-05
lola: time limit : 356 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 86 (type FNDP) for 15 StigmergyCommit-PT-08a-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 87 (type EQUN) for 15 StigmergyCommit-PT-08a-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 89 (type SRCH) for 15 StigmergyCommit-PT-08a-ReachabilityCardinality-05
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 86 (type FNDP) for StigmergyCommit-PT-08a-ReachabilityCardinality-05
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: CANCELED task # 87 (type EQUN) for StigmergyCommit-PT-08a-ReachabilityCardinality-05 (obsolete)
lola: CANCELED task # 89 (type SRCH) for StigmergyCommit-PT-08a-ReachabilityCardinality-05 (obsolete)
lola: CANCELED task # 90 (type EXCL) for StigmergyCommit-PT-08a-ReachabilityCardinality-05 (obsolete)
lola: LAUNCH task # 97 (type EXCL) for 18 StigmergyCommit-PT-08a-ReachabilityCardinality-06
lola: time limit : 395 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 93 (type FNDP) for 18 StigmergyCommit-PT-08a-ReachabilityCardinality-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 94 (type EQUN) for 18 StigmergyCommit-PT-08a-ReachabilityCardinality-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 96 (type SRCH) for 18 StigmergyCommit-PT-08a-ReachabilityCardinality-06
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 93 (type FNDP) for StigmergyCommit-PT-08a-ReachabilityCardinality-06
lola: result : true
lola: fired transitions : 20
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 94 (type EQUN) for StigmergyCommit-PT-08a-ReachabilityCardinality-06 (obsolete)
lola: CANCELED task # 96 (type SRCH) for StigmergyCommit-PT-08a-ReachabilityCardinality-06 (obsolete)
lola: CANCELED task # 97 (type EXCL) for StigmergyCommit-PT-08a-ReachabilityCardinality-06 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-87.sara.
sara: place or transition ordering is non-deterministic

lola: FINISHED task # 81 (type EQUN) for StigmergyCommit-PT-08a-ReachabilityCardinality-01
lola: result : true
lola: FINISHED task # 87 (type EQUN) for StigmergyCommit-PT-08a-ReachabilityCardinality-05
lola: result : true
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-94.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 104 (type EXCL) for 42 StigmergyCommit-PT-08a-ReachabilityCardinality-14
lola: time limit : 445 sec
lola: memory limit: 32 pages
sara: place or transition ordering is non-deterministic
lola: LAUNCH task # 100 (type FNDP) for 42 StigmergyCommit-PT-08a-ReachabilityCardinality-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 101 (type EQUN) for 42 StigmergyCommit-PT-08a-ReachabilityCardinality-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 103 (type SRCH) for 42 StigmergyCommit-PT-08a-ReachabilityCardinality-14
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-101.sara.
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 103 (type SRCH) for StigmergyCommit-PT-08a-ReachabilityCardinality-14
lola: result : false
lola: markings : 1889
lola: fired transitions : 3833
lola: time used : 2.000000
lola: memory pages used : 1
lola: CANCELED task # 100 (type FNDP) for StigmergyCommit-PT-08a-ReachabilityCardinality-14 (obsolete)
lola: CANCELED task # 101 (type EQUN) for StigmergyCommit-PT-08a-ReachabilityCardinality-14 (obsolete)
lola: CANCELED task # 104 (type EXCL) for StigmergyCommit-PT-08a-ReachabilityCardinality-14 (obsolete)
lola: LAUNCH task # 125 (type EXCL) for 36 StigmergyCommit-PT-08a-ReachabilityCardinality-12
lola: time limit : 508 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 114 (type FNDP) for 24 StigmergyCommit-PT-08a-ReachabilityCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 115 (type EQUN) for 24 StigmergyCommit-PT-08a-ReachabilityCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 117 (type SRCH) for 24 StigmergyCommit-PT-08a-ReachabilityCardinality-08
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 101 (type EQUN) for StigmergyCommit-PT-08a-ReachabilityCardinality-14
lola: result : unknown
lola: FINISHED task # 114 (type FNDP) for StigmergyCommit-PT-08a-ReachabilityCardinality-08
lola: result : true
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: CANCELED task # 115 (type EQUN) for StigmergyCommit-PT-08a-ReachabilityCardinality-08 (obsolete)
lola: CANCELED task # 117 (type SRCH) for StigmergyCommit-PT-08a-ReachabilityCardinality-08 (obsolete)
sara: warning, failure of lp_solve (at job 1420)
lola: LAUNCH task # 127 (type FNDP) for 39 StigmergyCommit-PT-08a-ReachabilityCardinality-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
sara: place or transition ordering is non-deterministic
lola: LAUNCH task # 128 (type EQUN) for 39 StigmergyCommit-PT-08a-ReachabilityCardinality-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 130 (type SRCH) for 39 StigmergyCommit-PT-08a-ReachabilityCardinality-13
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 100 (type FNDP) for StigmergyCommit-PT-08a-ReachabilityCardinality-14
lola: result : unknown
lola: fired transitions : 869
lola: tried executions : 2
lola: time used : 2.000000
lola: memory pages used : 0
lola: FINISHED task # 117 (type SRCH) for StigmergyCommit-PT-08a-ReachabilityCardinality-08
lola: result : true
lola: markings : 2
lola: fired transitions : 1
lola: time used : 0.000000
lola: memory pages used : 1
lola: FINISHED task # 130 (type SRCH) for StigmergyCommit-PT-08a-ReachabilityCardinality-13
lola: result : false
lola: markings : 99
lola: fired transitions : 150
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: CANCELED task # 127 (type FNDP) for StigmergyCommit-PT-08a-ReachabilityCardinality-13 (obsolete)
lola: CANCELED task # 128 (type EQUN) for StigmergyCommit-PT-08a-ReachabilityCardinality-13 (obsolete)
lola: rewrite Frontend/Parser/formula_rewrite.k:711
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-115.sara.
sara: place or transition ordering is non-deterministic

lola: LAUNCH task # 107 (type FNDP) for 45 StigmergyCommit-PT-08a-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 108 (type EQUN) for 45 StigmergyCommit-PT-08a-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 110 (type SRCH) for 45 StigmergyCommit-PT-08a-ReachabilityCardinality-15
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 107 (type FNDP) for StigmergyCommit-PT-08a-ReachabilityCardinality-15
lola: result : true
lola: fired transitions : 1
lola: tried executions : 1
lola: time used : 0.000000
lola: memory pages used : 0
lola: FINISHED task # 110 (type SRCH) for StigmergyCommit-PT-08a-ReachabilityCardinality-15
lola: result : true
lola: markings : 3
lola: fired transitions : 2
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 127 (type FNDP) for StigmergyCommit-PT-08a-ReachabilityCardinality-13
lola: result : unknown
lola: fired transitions : 2518
lola: tried executions : 2
lola: time used : 1.000000
lola: memory pages used : 0
sara: warning, failure of lp_solve (at job 207)
lola: CANCELED task # 108 (type EQUN) for StigmergyCommit-PT-08a-ReachabilityCardinality-15 (obsolete)
lola: LAUNCH task # 141 (type FNDP) for 33 StigmergyCommit-PT-08a-ReachabilityCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 142 (type EQUN) for 33 StigmergyCommit-PT-08a-ReachabilityCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 144 (type SRCH) for 33 StigmergyCommit-PT-08a-ReachabilityCardinality-11
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 125 (type EXCL) for StigmergyCommit-PT-08a-ReachabilityCardinality-12
lola: result : false
lola: markings : 66
lola: fired transitions : 99
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 138 (type EXCL) for 9 StigmergyCommit-PT-08a-ReachabilityCardinality-03
lola: time limit : 1185 sec
lola: memory limit: 32 pages
lola: FINISHED task # 108 (type EQUN) for StigmergyCommit-PT-08a-ReachabilityCardinality-15
lola: result : unknown
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-128.sara.
sara: place or transition ordering is non-deterministic
lola: FINISHED task # 115 (type EQUN) for StigmergyCommit-PT-08a-ReachabilityCardinality-08
lola: result : true
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-ReachabilityCardinality-01: EF true tandem / relaxed
StigmergyCommit-PT-08a-ReachabilityCardinality-02: EF false tandem / relaxed
StigmergyCommit-PT-08a-ReachabilityCardinality-04: AG false findpath
StigmergyCommit-PT-08a-ReachabilityCardinality-05: EF true findpath
StigmergyCommit-PT-08a-ReachabilityCardinality-06: AG false findpath
StigmergyCommit-PT-08a-ReachabilityCardinality-07: EF true tandem / relaxed
StigmergyCommit-PT-08a-ReachabilityCardinality-08: AG false findpath
StigmergyCommit-PT-08a-ReachabilityCardinality-09: AG false tandem / relaxed
StigmergyCommit-PT-08a-ReachabilityCardinality-10: EF true tandem / insertion
StigmergyCommit-PT-08a-ReachabilityCardinality-12: AG true tandem / relaxed
StigmergyCommit-PT-08a-ReachabilityCardinality-13: EF false tandem / insertion
StigmergyCommit-PT-08a-ReachabilityCardinality-14: AG true tandem / insertion
StigmergyCommit-PT-08a-ReachabilityCardinality-15: AG false findpath

PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-ReachabilityCardinality-00: AG 0 0 0 0 1 0 0 0
StigmergyCommit-PT-08a-ReachabilityCardinality-03: AG 0 4 1 0 1 0 0 0
StigmergyCommit-PT-08a-ReachabilityCardinality-11: AG 0 2 3 0 1 0 0 0

TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
138 EF EXCL 1/1185 1/32 StigmergyCommit-PT-08a-ReachabilityCardinality-03 15 m, 3 m/sec, 14 t fired, .
141 EF FNDP 1/1185 0/5 StigmergyCommit-PT-08a-ReachabilityCardinality-11 451 t fired, 1 attempts, .
142 EF STEQ 1/1185 0/5 StigmergyCommit-PT-08a-ReachabilityCardinality-11 sara not yet started (preprocessing).
144 EF SRCH 1/1778 1/5 StigmergyCommit-PT-08a-ReachabilityCardinality-11 1008 m, 201 m/sec, 1973 t fired, .

Time elapsed: 44 secs. Pages in use: 2
# running tasks: 4 of 4 Visible: 16
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-142.sara.
lola: FINISHED task # 144 (type SRCH) for StigmergyCommit-PT-08a-ReachabilityCardinality-11
lola: result : false
lola: markings : 3744
lola: fired transitions : 8406
lola: time used : 1.000000
lola: memory pages used : 1
lola: CANCELED task # 141 (type FNDP) for StigmergyCommit-PT-08a-ReachabilityCardinality-11 (obsolete)
lola: CANCELED task # 142 (type EQUN) for StigmergyCommit-PT-08a-ReachabilityCardinality-11 (obsolete)
lola: LAUNCH task # 134 (type FNDP) for 9 StigmergyCommit-PT-08a-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 135 (type EQUN) for 9 StigmergyCommit-PT-08a-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 137 (type SRCH) for 9 StigmergyCommit-PT-08a-ReachabilityCardinality-03
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: FINISHED task # 142 (type EQUN) for StigmergyCommit-PT-08a-ReachabilityCardinality-11
lola: result : unknown
lola: FINISHED task # 141 (type FNDP) for StigmergyCommit-PT-08a-ReachabilityCardinality-11
lola: result : unknown
lola: fired transitions : 1267
lola: tried executions : 2
lola: time used : 1.000000
lola: memory pages used : 0
lola: FINISHED task # 137 (type SRCH) for StigmergyCommit-PT-08a-ReachabilityCardinality-03
lola: result : false
lola: markings : 1148
lola: fired transitions : 2214
lola: time used : 0.000000
lola: memory pages used : 1
lola: CANCELED task # 134 (type FNDP) for StigmergyCommit-PT-08a-ReachabilityCardinality-03 (obsolete)
lola: CANCELED task # 135 (type EQUN) for StigmergyCommit-PT-08a-ReachabilityCardinality-03 (obsolete)
lola: CANCELED task # 138 (type EXCL) for StigmergyCommit-PT-08a-ReachabilityCardinality-03 (obsolete)
lola: LAUNCH task # 152 (type EXCL) for 0 StigmergyCommit-PT-08a-ReachabilityCardinality-00
lola: time limit : 3556 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 148 (type FNDP) for 0 StigmergyCommit-PT-08a-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 149 (type EQUN) for 0 StigmergyCommit-PT-08a-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: LAUNCH task # 151 (type SRCH) for 0 StigmergyCommit-PT-08a-ReachabilityCardinality-00
lola: time limit : 32000000 sec
lola: memory limit: 5 pages
lola: FINISHED task # 151 (type SRCH) for StigmergyCommit-PT-08a-ReachabilityCardinality-00
lola: result : true
lola: markings : 4
lola: fired transitions : 3
lola: time used : 0.000000
lola: memory pages used : 1
lola: rewrite Frontend/Parser/formula_rewrite.k:721
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: CANCELED task # 148 (type FNDP) for StigmergyCommit-PT-08a-ReachabilityCardinality-00 (obsolete)
lola: CANCELED task # 149 (type EQUN) for StigmergyCommit-PT-08a-ReachabilityCardinality-00 (obsolete)
lola: CANCELED task # 152 (type EXCL) for StigmergyCommit-PT-08a-ReachabilityCardinality-00 (obsolete)
lola: Portfolio finished: no open formulas

FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-ReachabilityCardinality-00: AG false tandem / insertion
StigmergyCommit-PT-08a-ReachabilityCardinality-01: EF true tandem / relaxed
StigmergyCommit-PT-08a-ReachabilityCardinality-02: EF false tandem / relaxed
StigmergyCommit-PT-08a-ReachabilityCardinality-03: AG true tandem / insertion
StigmergyCommit-PT-08a-ReachabilityCardinality-04: AG false findpath
StigmergyCommit-PT-08a-ReachabilityCardinality-05: EF true findpath
StigmergyCommit-PT-08a-ReachabilityCardinality-06: AG false findpath
StigmergyCommit-PT-08a-ReachabilityCardinality-07: EF true tandem / relaxed
StigmergyCommit-PT-08a-ReachabilityCardinality-08: AG false findpath
StigmergyCommit-PT-08a-ReachabilityCardinality-09: AG false tandem / relaxed
StigmergyCommit-PT-08a-ReachabilityCardinality-10: EF true tandem / insertion
StigmergyCommit-PT-08a-ReachabilityCardinality-11: AG true tandem / insertion
StigmergyCommit-PT-08a-ReachabilityCardinality-12: AG true tandem / relaxed
StigmergyCommit-PT-08a-ReachabilityCardinality-13: EF false tandem / insertion
StigmergyCommit-PT-08a-ReachabilityCardinality-14: AG true tandem / insertion
StigmergyCommit-PT-08a-ReachabilityCardinality-15: AG false findpath


Time elapsed: 45 secs. Pages in use: 2
sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-149.sara.
sara: place or transition ordering is non-deterministic

sara: try reading problem file /home/mcc/execution/ReachabilityCardinality-135.sara.
sara: place or transition ordering is non-deterministic
sara: warning, failure of lp_solve (at job 703)

Sequence of Actions to be Executed by the VM

This is useful if one wants to reexecute the tool in the VM from the submitted image disk.

set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="StigmergyCommit-PT-08a"
export BK_EXAMINATION="ReachabilityCardinality"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"

# this is specific to your benchmark or test

export BIN_DIR="$HOME/BenchKit/bin"

# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi

# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is StigmergyCommit-PT-08a, examination is ReachabilityCardinality"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r455-smll-167912647400494"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"

tar xzf /home/mcc/BenchKit/INPUTS/StigmergyCommit-PT-08a.tgz
mv StigmergyCommit-PT-08a execution
cd execution
if [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "UpperBounds" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] || [ "ReachabilityCardinality" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh

echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "ReachabilityCardinality" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "ReachabilityCardinality" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "ReachabilityCardinality.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property ReachabilityCardinality.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "ReachabilityCardinality.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '' ReachabilityCardinality.xml | cut -d '>' -f 2 | cut -d '<' -f 1 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ "ReachabilityCardinality" = "ReachabilityDeadlock" ] || [ "ReachabilityCardinality" = "QuasiLiveness" ] || [ "ReachabilityCardinality" = "StableMarking" ] || [ "ReachabilityCardinality" = "Liveness" ] || [ "ReachabilityCardinality" = "OneSafe" ] ; then
echo "FORMULA_NAME ReachabilityCardinality"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;