About the Execution of LoLa+red for StigmergyCommit-PT-08a
| Execution Summary | |||||
| Max Memory Used (MB) |
Time wait (ms) | CPU Usage (ms) | I/O Wait (ms) | Computed Result | Execution Status |
| 4330.783 | 1262346.00 | 1292533.00 | 4504.30 | TTTTFFT??T?FTFF? | normal |
Execution Chart
We display below the execution chart for this examination (boot time has been removed).
Trace from the execution
Formatting '/data/fkordon/mcc2023-input.r455-smll-167912647400490.qcow2', fmt=qcow2 size=4294967296 backing_file=/data/fkordon/mcc2023-input.qcow2 cluster_size=65536 lazy_refcounts=off refcount_bits=16
Waiting for the VM to be ready (probing ssh)
..................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................................
=====================================================================
Generated by BenchKit 2-5348
Executing tool lolaxred
Input is StigmergyCommit-PT-08a, examination is CTLFireability
Time confinement is 3600 seconds
Memory confinement is 16384 MBytes
Number of cores is 4
Run identifier is r455-smll-167912647400490
=====================================================================
--------------------
preparation of the directory to be used:
/home/mcc/execution
total 18M
-rw-r--r-- 1 mcc users 6.7K Feb 26 11:04 CTLCardinality.txt
-rw-r--r-- 1 mcc users 71K Feb 26 11:04 CTLCardinality.xml
-rw-r--r-- 1 mcc users 5.3K Feb 26 11:02 CTLFireability.txt
-rw-r--r-- 1 mcc users 48K Feb 26 11:02 CTLFireability.xml
-rw-r--r-- 1 mcc users 3.5K Feb 25 17:12 LTLCardinality.txt
-rw-r--r-- 1 mcc users 23K Feb 25 17:12 LTLCardinality.xml
-rw-r--r-- 1 mcc users 2.4K Feb 25 17:12 LTLFireability.txt
-rw-r--r-- 1 mcc users 19K Feb 25 17:12 LTLFireability.xml
-rw-r--r-- 1 mcc users 12K Feb 26 11:06 ReachabilityCardinality.txt
-rw-r--r-- 1 mcc users 118K Feb 26 11:06 ReachabilityCardinality.xml
-rw-r--r-- 1 mcc users 7.8K Feb 26 11:05 ReachabilityFireability.txt
-rw-r--r-- 1 mcc users 62K Feb 26 11:05 ReachabilityFireability.xml
-rw-r--r-- 1 mcc users 1.7K Feb 25 17:12 UpperBounds.txt
-rw-r--r-- 1 mcc users 3.7K Feb 25 17:12 UpperBounds.xml
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 equiv_col
-rw-r--r-- 1 mcc users 4 Mar 5 18:23 instance
-rw-r--r-- 1 mcc users 6 Mar 5 18:23 iscolored
-rw-r--r-- 1 mcc users 17M Mar 5 18:23 model.pnml
--------------------
content from stdout:
=== Data for post analysis generated by BenchKit (invocation template)
The expected result is a vector of booleans
BOOL_VECTOR
here is the order used to build the result vector(from text file)
FORMULA_NAME StigmergyCommit-PT-08a-CTLFireability-00
FORMULA_NAME StigmergyCommit-PT-08a-CTLFireability-01
FORMULA_NAME StigmergyCommit-PT-08a-CTLFireability-02
FORMULA_NAME StigmergyCommit-PT-08a-CTLFireability-03
FORMULA_NAME StigmergyCommit-PT-08a-CTLFireability-04
FORMULA_NAME StigmergyCommit-PT-08a-CTLFireability-05
FORMULA_NAME StigmergyCommit-PT-08a-CTLFireability-06
FORMULA_NAME StigmergyCommit-PT-08a-CTLFireability-07
FORMULA_NAME StigmergyCommit-PT-08a-CTLFireability-08
FORMULA_NAME StigmergyCommit-PT-08a-CTLFireability-09
FORMULA_NAME StigmergyCommit-PT-08a-CTLFireability-10
FORMULA_NAME StigmergyCommit-PT-08a-CTLFireability-11
FORMULA_NAME StigmergyCommit-PT-08a-CTLFireability-12
FORMULA_NAME StigmergyCommit-PT-08a-CTLFireability-13
FORMULA_NAME StigmergyCommit-PT-08a-CTLFireability-14
FORMULA_NAME StigmergyCommit-PT-08a-CTLFireability-15
=== Now, execution of the tool begins
BK_START 1679263243076
bash -c /home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n "BK_STOP " ; date -u +%s%3N
Invoking MCC driver with
BK_TOOL=lolaxred
BK_EXAMINATION=CTLFireability
BK_BIN_PATH=/home/mcc/BenchKit/bin/
BK_TIME_CONFINEMENT=3600
BK_INPUT=StigmergyCommit-PT-08a
Applying reductions before tool lola
Invoking reducer
Running Version 202303021504
[2023-03-19 22:00:45] [INFO ] Running its-tools with arguments : [-pnfolder, /home/mcc/execution, -examination, CTLFireability, -timeout, 360, -rebuildPNML]
[2023-03-19 22:00:45] [INFO ] Parsing pnml file : /home/mcc/execution/model.pnml
[2023-03-19 22:00:47] [INFO ] Load time of PNML (sax parser for PT used): 1362 ms
[2023-03-19 22:00:47] [INFO ] Transformed 328 places.
[2023-03-19 22:00:47] [INFO ] Transformed 18744 transitions.
[2023-03-19 22:00:47] [INFO ] Found NUPN structural information;
[2023-03-19 22:00:47] [INFO ] Parsed PT model containing 328 places and 18744 transitions and 330279 arcs in 1656 ms.
Parsed 16 properties from file /home/mcc/execution/CTLFireability.xml in 29 ms.
Ensure Unique test removed 17295 transitions
Reduce redundant transitions removed 17295 transitions.
Support contains 13 out of 328 places. Attempting structural reductions.
Starting structural reductions in LTL mode, iteration 0 : 328/328 places, 1449/1449 transitions.
Discarding 69 places :
Symmetric choice reduction at 0 with 69 rule applications. Total rules 69 place count 259 transition count 1372
Iterating global reduction 0 with 69 rules applied. Total rules applied 138 place count 259 transition count 1372
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 0 with 8 rules applied. Total rules applied 146 place count 259 transition count 1364
Discarding 34 places :
Symmetric choice reduction at 1 with 34 rule applications. Total rules 180 place count 225 transition count 1323
Iterating global reduction 1 with 34 rules applied. Total rules applied 214 place count 225 transition count 1323
Ensure Unique test removed 9 transitions
Reduce isomorphic transitions removed 9 transitions.
Iterating post reduction 1 with 9 rules applied. Total rules applied 223 place count 225 transition count 1314
Discarding 8 places :
Symmetric choice reduction at 2 with 8 rule applications. Total rules 231 place count 217 transition count 1306
Iterating global reduction 2 with 8 rules applied. Total rules applied 239 place count 217 transition count 1306
Discarding 8 places :
Symmetric choice reduction at 2 with 8 rule applications. Total rules 247 place count 209 transition count 1298
Iterating global reduction 2 with 8 rules applied. Total rules applied 255 place count 209 transition count 1298
Discarding 8 places :
Symmetric choice reduction at 2 with 8 rule applications. Total rules 263 place count 201 transition count 1290
Iterating global reduction 2 with 8 rules applied. Total rules applied 271 place count 201 transition count 1290
Discarding 8 places :
Symmetric choice reduction at 2 with 8 rule applications. Total rules 279 place count 193 transition count 1282
Iterating global reduction 2 with 8 rules applied. Total rules applied 287 place count 193 transition count 1282
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 2 with 8 rules applied. Total rules applied 295 place count 193 transition count 1274
Applied a total of 295 rules in 214 ms. Remains 193 /328 variables (removed 135) and now considering 1274/1449 (removed 175) transitions.
[2023-03-19 22:00:47] [INFO ] Flow matrix only has 1263 transitions (discarded 11 similar events)
// Phase 1: matrix 1263 rows 193 cols
[2023-03-19 22:00:47] [INFO ] Computed 2 place invariants in 45 ms
[2023-03-19 22:00:48] [INFO ] Implicit Places using invariants in 476 ms returned []
[2023-03-19 22:00:48] [INFO ] Flow matrix only has 1263 transitions (discarded 11 similar events)
[2023-03-19 22:00:48] [INFO ] Invariant cache hit.
[2023-03-19 22:00:49] [INFO ] State equation strengthened by 1105 read => feed constraints.
[2023-03-19 22:00:53] [INFO ] Implicit Places using invariants and state equation in 5233 ms returned [192]
Discarding 1 places :
Implicit Place search using SMT with State Equation took 5764 ms to find 1 implicit places.
Starting structural reductions in LTL mode, iteration 1 : 192/328 places, 1274/1449 transitions.
Discarding 24 places :
Symmetric choice reduction at 0 with 24 rule applications. Total rules 24 place count 168 transition count 1250
Iterating global reduction 0 with 24 rules applied. Total rules applied 48 place count 168 transition count 1250
Ensure Unique test removed 9 transitions
Reduce isomorphic transitions removed 9 transitions.
Iterating post reduction 0 with 9 rules applied. Total rules applied 57 place count 168 transition count 1241
Discarding 9 places :
Symmetric choice reduction at 1 with 9 rule applications. Total rules 66 place count 159 transition count 1232
Iterating global reduction 1 with 9 rules applied. Total rules applied 75 place count 159 transition count 1232
Discarding 9 places :
Symmetric choice reduction at 1 with 9 rule applications. Total rules 84 place count 150 transition count 1223
Iterating global reduction 1 with 9 rules applied. Total rules applied 93 place count 150 transition count 1223
Discarding 9 places :
Symmetric choice reduction at 1 with 9 rule applications. Total rules 102 place count 141 transition count 1214
Iterating global reduction 1 with 9 rules applied. Total rules applied 111 place count 141 transition count 1214
Discarding 9 places :
Symmetric choice reduction at 1 with 9 rule applications. Total rules 120 place count 132 transition count 1205
Iterating global reduction 1 with 9 rules applied. Total rules applied 129 place count 132 transition count 1205
Discarding 8 places :
Symmetric choice reduction at 1 with 8 rule applications. Total rules 137 place count 124 transition count 1197
Iterating global reduction 1 with 8 rules applied. Total rules applied 145 place count 124 transition count 1197
Applied a total of 145 rules in 68 ms. Remains 124 /192 variables (removed 68) and now considering 1197/1274 (removed 77) transitions.
[2023-03-19 22:00:53] [INFO ] Flow matrix only has 1186 transitions (discarded 11 similar events)
// Phase 1: matrix 1186 rows 124 cols
[2023-03-19 22:00:53] [INFO ] Computed 1 place invariants in 10 ms
[2023-03-19 22:00:53] [INFO ] Implicit Places using invariants in 116 ms returned []
[2023-03-19 22:00:53] [INFO ] Flow matrix only has 1186 transitions (discarded 11 similar events)
[2023-03-19 22:00:53] [INFO ] Invariant cache hit.
[2023-03-19 22:00:54] [INFO ] State equation strengthened by 1030 read => feed constraints.
[2023-03-19 22:00:54] [INFO ] Implicit Places using invariants and state equation in 764 ms returned []
Implicit Place search using SMT with State Equation took 885 ms to find 0 implicit places.
Starting structural reductions in LTL mode, iteration 2 : 124/328 places, 1197/1449 transitions.
Finished structural reductions in LTL mode , in 2 iterations and 6934 ms. Remains : 124/328 places, 1197/1449 transitions.
Support contains 13 out of 124 places after structural reductions.
[2023-03-19 22:00:55] [INFO ] Flatten gal took : 260 ms
[2023-03-19 22:00:55] [INFO ] Flatten gal took : 150 ms
[2023-03-19 22:00:55] [INFO ] Input system was already deterministic with 1197 transitions.
Incomplete random walk after 10000 steps, including 2 resets, run finished after 1030 ms. (steps per millisecond=9 ) properties (out of 11) seen :8
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 41 ms. (steps per millisecond=243 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 22 ms. (steps per millisecond=454 ) properties (out of 3) seen :0
Incomplete Best-First random walk after 10001 steps, including 2 resets, run finished after 24 ms. (steps per millisecond=416 ) properties (out of 3) seen :0
Running SMT prover for 3 properties.
[2023-03-19 22:00:57] [INFO ] Flow matrix only has 1186 transitions (discarded 11 similar events)
[2023-03-19 22:00:57] [INFO ] Invariant cache hit.
[2023-03-19 22:00:57] [INFO ] [Real]Absence check using 1 positive place invariants in 2 ms returned sat
[2023-03-19 22:00:57] [INFO ] After 486ms SMT Verify possible using all constraints in real domain returned unsat :2 sat :0 real:1
[2023-03-19 22:00:57] [INFO ] [Nat]Absence check using 1 positive place invariants in 10 ms returned sat
[2023-03-19 22:00:58] [INFO ] After 372ms SMT Verify possible using state equation in natural domain returned unsat :2 sat :1
[2023-03-19 22:00:58] [INFO ] State equation strengthened by 1030 read => feed constraints.
[2023-03-19 22:00:58] [INFO ] After 217ms SMT Verify possible using 1030 Read/Feed constraints in natural domain returned unsat :2 sat :1
[2023-03-19 22:00:59] [INFO ] Deduced a trap composed of 17 places in 577 ms of which 12 ms to minimize.
[2023-03-19 22:00:59] [INFO ] Deduced a trap composed of 17 places in 625 ms of which 2 ms to minimize.
[2023-03-19 22:01:00] [INFO ] Deduced a trap composed of 19 places in 428 ms of which 3 ms to minimize.
[2023-03-19 22:01:00] [INFO ] Deduced a trap composed of 18 places in 424 ms of which 1 ms to minimize.
[2023-03-19 22:01:01] [INFO ] Deduced a trap composed of 13 places in 542 ms of which 2 ms to minimize.
[2023-03-19 22:01:01] [INFO ] Deduced a trap composed of 15 places in 506 ms of which 6 ms to minimize.
[2023-03-19 22:01:02] [INFO ] Deduced a trap composed of 13 places in 460 ms of which 1 ms to minimize.
[2023-03-19 22:01:02] [INFO ] Deduced a trap composed of 13 places in 459 ms of which 1 ms to minimize.
[2023-03-19 22:01:03] [INFO ] Deduced a trap composed of 13 places in 494 ms of which 1 ms to minimize.
[2023-03-19 22:01:03] [INFO ] Deduced a trap composed of 13 places in 384 ms of which 1 ms to minimize.
[2023-03-19 22:01:04] [INFO ] Deduced a trap composed of 13 places in 309 ms of which 1 ms to minimize.
[2023-03-19 22:01:04] [INFO ] Deduced a trap composed of 13 places in 282 ms of which 0 ms to minimize.
[2023-03-19 22:01:04] [INFO ] Deduced a trap composed of 13 places in 272 ms of which 1 ms to minimize.
[2023-03-19 22:01:05] [INFO ] Deduced a trap composed of 13 places in 229 ms of which 0 ms to minimize.
[2023-03-19 22:01:05] [INFO ] Deduced a trap composed of 13 places in 182 ms of which 1 ms to minimize.
[2023-03-19 22:01:05] [INFO ] Deduced a trap composed of 15 places in 241 ms of which 1 ms to minimize.
[2023-03-19 22:01:05] [INFO ] Deduced a trap composed of 17 places in 204 ms of which 0 ms to minimize.
[2023-03-19 22:01:06] [INFO ] Deduced a trap composed of 15 places in 153 ms of which 1 ms to minimize.
[2023-03-19 22:01:06] [INFO ] Deduced a trap composed of 15 places in 108 ms of which 1 ms to minimize.
[2023-03-19 22:01:06] [INFO ] Trap strengthening (SAT) tested/added 20/19 trap constraints in 7777 ms
[2023-03-19 22:01:06] [INFO ] After 8055ms SMT Verify possible using trap constraints in natural domain returned unsat :2 sat :1
Attempting to minimize the solution found.
Minimization took 58 ms.
[2023-03-19 22:01:06] [INFO ] After 8643ms SMT Verify possible using all constraints in natural domain returned unsat :2 sat :1
Fused 3 Parikh solutions to 1 different solutions.
Parikh walk visited 0 properties in 5 ms.
Support contains 1 out of 124 places. Attempting structural reductions.
Starting structural reductions in REACHABILITY mode, iteration 0 : 124/124 places, 1197/1197 transitions.
Graph (complete) has 405 edges and 124 vertex of which 123 are kept as prefixes of interest. Removing 1 places using SCC suffix rule.22 ms
Discarding 1 places :
Also discarding 1 output transitions
Drop transitions removed 1 transitions
Drop transitions removed 20 transitions
Reduce isomorphic transitions removed 20 transitions.
Drop transitions removed 44 transitions
Trivial Post-agglo rules discarded 44 transitions
Performed 44 trivial Post agglomeration. Transition count delta: 44
Iterating post reduction 0 with 64 rules applied. Total rules applied 65 place count 123 transition count 1132
Reduce places removed 44 places and 0 transitions.
Ensure Unique test removed 9 transitions
Reduce isomorphic transitions removed 9 transitions.
Drop transitions removed 9 transitions
Trivial Post-agglo rules discarded 9 transitions
Performed 9 trivial Post agglomeration. Transition count delta: 9
Iterating post reduction 1 with 62 rules applied. Total rules applied 127 place count 79 transition count 1114
Reduce places removed 9 places and 0 transitions.
Iterating post reduction 2 with 9 rules applied. Total rules applied 136 place count 70 transition count 1114
Performed 2 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 3 with 2 Pre rules applied. Total rules applied 136 place count 70 transition count 1112
Deduced a syphon composed of 2 places in 1 ms
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 3 with 4 rules applied. Total rules applied 140 place count 68 transition count 1112
Discarding 11 places :
Symmetric choice reduction at 3 with 11 rule applications. Total rules 151 place count 57 transition count 1100
Iterating global reduction 3 with 11 rules applied. Total rules applied 162 place count 57 transition count 1100
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 3 with 3 rules applied. Total rules applied 165 place count 57 transition count 1097
Discarding 7 places :
Symmetric choice reduction at 4 with 7 rule applications. Total rules 172 place count 50 transition count 1090
Iterating global reduction 4 with 7 rules applied. Total rules applied 179 place count 50 transition count 1090
Performed 37 Post agglomeration using F-continuation condition with reduction of 1007 identical transitions.
Deduced a syphon composed of 37 places in 0 ms
Ensure Unique test removed 6 places
Reduce places removed 43 places and 0 transitions.
Iterating global reduction 4 with 80 rules applied. Total rules applied 259 place count 7 transition count 46
Drop transitions removed 24 transitions
Ensure Unique test removed 16 transitions
Reduce isomorphic transitions removed 40 transitions.
Iterating post reduction 4 with 40 rules applied. Total rules applied 299 place count 7 transition count 6
Performed 1 Post agglomeration using F-continuation condition.Transition count delta: 1
Deduced a syphon composed of 1 places in 0 ms
Ensure Unique test removed 1 places
Reduce places removed 2 places and 0 transitions.
Iterating global reduction 5 with 3 rules applied. Total rules applied 302 place count 5 transition count 5
Drop transitions removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 5 with 1 rules applied. Total rules applied 303 place count 5 transition count 4
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 6 with 1 rules applied. Total rules applied 304 place count 4 transition count 3
Reduce places removed 1 places and 0 transitions.
Iterating post reduction 6 with 1 rules applied. Total rules applied 305 place count 3 transition count 3
Performed 1 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 7 with 1 Pre rules applied. Total rules applied 305 place count 3 transition count 2
Deduced a syphon composed of 1 places in 0 ms
Reduce places removed 1 places and 0 transitions.
Iterating global reduction 7 with 2 rules applied. Total rules applied 307 place count 2 transition count 2
Applied a total of 307 rules in 171 ms. Remains 2 /124 variables (removed 122) and now considering 2/1197 (removed 1195) transitions.
Finished structural reductions in REACHABILITY mode , in 1 iterations and 171 ms. Remains : 2/124 places, 2/1197 transitions.
Finished random walk after 1 steps, including 0 resets, run visited all 1 properties in 2 ms. (steps per millisecond=0 )
Successfully simplified 2 atomic propositions for a total of 16 simplifications.
[2023-03-19 22:01:06] [INFO ] Flatten gal took : 96 ms
[2023-03-19 22:01:06] [INFO ] Flatten gal took : 111 ms
[2023-03-19 22:01:07] [INFO ] Input system was already deterministic with 1197 transitions.
Computed a total of 3 stabilizing places and 3 stable transitions
Starting structural reductions in SI_CTL mode, iteration 0 : 124/124 places, 1197/1197 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 35 transitions
Trivial Post-agglo rules discarded 35 transitions
Performed 35 trivial Post agglomeration. Transition count delta: 35
Iterating post reduction 0 with 35 rules applied. Total rules applied 35 place count 123 transition count 1161
Reduce places removed 35 places and 0 transitions.
Iterating post reduction 1 with 35 rules applied. Total rules applied 70 place count 88 transition count 1161
Performed 11 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 11 Pre rules applied. Total rules applied 70 place count 88 transition count 1150
Deduced a syphon composed of 11 places in 1 ms
Reduce places removed 11 places and 0 transitions.
Iterating global reduction 2 with 22 rules applied. Total rules applied 92 place count 77 transition count 1150
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 96 place count 73 transition count 1144
Iterating global reduction 2 with 4 rules applied. Total rules applied 100 place count 73 transition count 1144
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 2 with 3 rules applied. Total rules applied 103 place count 73 transition count 1141
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 104 place count 72 transition count 1139
Iterating global reduction 3 with 1 rules applied. Total rules applied 105 place count 72 transition count 1139
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 107 place count 72 transition count 1137
Performed 17 Post agglomeration using F-continuation condition.Transition count delta: 17
Deduced a syphon composed of 17 places in 0 ms
Reduce places removed 17 places and 0 transitions.
Iterating global reduction 4 with 34 rules applied. Total rules applied 141 place count 55 transition count 1120
Ensure Unique test removed 518 transitions
Reduce isomorphic transitions removed 518 transitions.
Iterating post reduction 4 with 518 rules applied. Total rules applied 659 place count 55 transition count 602
Performed 8 Post agglomeration using F-continuation condition.Transition count delta: 8
Deduced a syphon composed of 8 places in 0 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 5 with 16 rules applied. Total rules applied 675 place count 47 transition count 594
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 5 with 8 rules applied. Total rules applied 683 place count 47 transition count 586
Drop transitions removed 9 transitions
Redundant transition composition rules discarded 9 transitions
Iterating global reduction 6 with 9 rules applied. Total rules applied 692 place count 47 transition count 577
Performed 9 Post agglomeration using F-continuation condition.Transition count delta: 9
Deduced a syphon composed of 9 places in 1 ms
Reduce places removed 9 places and 0 transitions.
Iterating global reduction 6 with 18 rules applied. Total rules applied 710 place count 38 transition count 568
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 6 with 1 rules applied. Total rules applied 711 place count 37 transition count 567
Applied a total of 711 rules in 649 ms. Remains 37 /124 variables (removed 87) and now considering 567/1197 (removed 630) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 655 ms. Remains : 37/124 places, 567/1197 transitions.
[2023-03-19 22:01:07] [INFO ] Flatten gal took : 45 ms
[2023-03-19 22:01:07] [INFO ] Flatten gal took : 48 ms
[2023-03-19 22:01:08] [INFO ] Input system was already deterministic with 567 transitions.
Finished random walk after 9 steps, including 0 resets, run visited all 1 properties in 2 ms. (steps per millisecond=4 )
FORMULA StigmergyCommit-PT-08a-CTLFireability-00 TRUE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 124/124 places, 1197/1197 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 120 transition count 1191
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 120 transition count 1191
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 9 place count 120 transition count 1190
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 12 place count 117 transition count 1186
Iterating global reduction 1 with 3 rules applied. Total rules applied 15 place count 117 transition count 1186
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 17 place count 115 transition count 1184
Iterating global reduction 1 with 2 rules applied. Total rules applied 19 place count 115 transition count 1184
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 20 place count 114 transition count 1183
Iterating global reduction 1 with 1 rules applied. Total rules applied 21 place count 114 transition count 1183
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 22 place count 113 transition count 1182
Iterating global reduction 1 with 1 rules applied. Total rules applied 23 place count 113 transition count 1182
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 24 place count 112 transition count 1181
Iterating global reduction 1 with 1 rules applied. Total rules applied 25 place count 112 transition count 1181
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 26 place count 112 transition count 1180
Applied a total of 26 rules in 41 ms. Remains 112 /124 variables (removed 12) and now considering 1180/1197 (removed 17) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 42 ms. Remains : 112/124 places, 1180/1197 transitions.
[2023-03-19 22:01:08] [INFO ] Flatten gal took : 87 ms
[2023-03-19 22:01:08] [INFO ] Flatten gal took : 94 ms
[2023-03-19 22:01:08] [INFO ] Input system was already deterministic with 1180 transitions.
Starting structural reductions in LTL mode, iteration 0 : 124/124 places, 1197/1197 transitions.
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 3 place count 121 transition count 1193
Iterating global reduction 0 with 3 rules applied. Total rules applied 6 place count 121 transition count 1193
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 7 place count 121 transition count 1192
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 9 place count 119 transition count 1190
Iterating global reduction 1 with 2 rules applied. Total rules applied 11 place count 119 transition count 1190
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 12 place count 118 transition count 1189
Iterating global reduction 1 with 1 rules applied. Total rules applied 13 place count 118 transition count 1189
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 14 place count 117 transition count 1188
Iterating global reduction 1 with 1 rules applied. Total rules applied 15 place count 117 transition count 1188
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 16 place count 116 transition count 1187
Iterating global reduction 1 with 1 rules applied. Total rules applied 17 place count 116 transition count 1187
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 18 place count 115 transition count 1186
Iterating global reduction 1 with 1 rules applied. Total rules applied 19 place count 115 transition count 1186
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 20 place count 115 transition count 1185
Applied a total of 20 rules in 39 ms. Remains 115 /124 variables (removed 9) and now considering 1185/1197 (removed 12) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 40 ms. Remains : 115/124 places, 1185/1197 transitions.
[2023-03-19 22:01:08] [INFO ] Flatten gal took : 79 ms
[2023-03-19 22:01:08] [INFO ] Flatten gal took : 85 ms
[2023-03-19 22:01:08] [INFO ] Input system was already deterministic with 1185 transitions.
Starting structural reductions in LTL mode, iteration 0 : 124/124 places, 1197/1197 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 120 transition count 1191
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 120 transition count 1191
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 9 place count 120 transition count 1190
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 12 place count 117 transition count 1186
Iterating global reduction 1 with 3 rules applied. Total rules applied 15 place count 117 transition count 1186
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 17 place count 115 transition count 1184
Iterating global reduction 1 with 2 rules applied. Total rules applied 19 place count 115 transition count 1184
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 20 place count 114 transition count 1183
Iterating global reduction 1 with 1 rules applied. Total rules applied 21 place count 114 transition count 1183
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 22 place count 113 transition count 1182
Iterating global reduction 1 with 1 rules applied. Total rules applied 23 place count 113 transition count 1182
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 24 place count 112 transition count 1181
Iterating global reduction 1 with 1 rules applied. Total rules applied 25 place count 112 transition count 1181
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 26 place count 112 transition count 1180
Applied a total of 26 rules in 40 ms. Remains 112 /124 variables (removed 12) and now considering 1180/1197 (removed 17) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 40 ms. Remains : 112/124 places, 1180/1197 transitions.
[2023-03-19 22:01:09] [INFO ] Flatten gal took : 90 ms
[2023-03-19 22:01:09] [INFO ] Flatten gal took : 86 ms
[2023-03-19 22:01:09] [INFO ] Input system was already deterministic with 1180 transitions.
Starting structural reductions in LTL mode, iteration 0 : 124/124 places, 1197/1197 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 120 transition count 1191
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 120 transition count 1191
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 9 place count 120 transition count 1190
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 12 place count 117 transition count 1186
Iterating global reduction 1 with 3 rules applied. Total rules applied 15 place count 117 transition count 1186
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 17 place count 115 transition count 1184
Iterating global reduction 1 with 2 rules applied. Total rules applied 19 place count 115 transition count 1184
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 20 place count 114 transition count 1183
Iterating global reduction 1 with 1 rules applied. Total rules applied 21 place count 114 transition count 1183
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 22 place count 113 transition count 1182
Iterating global reduction 1 with 1 rules applied. Total rules applied 23 place count 113 transition count 1182
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 24 place count 112 transition count 1181
Iterating global reduction 1 with 1 rules applied. Total rules applied 25 place count 112 transition count 1181
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 26 place count 112 transition count 1180
Applied a total of 26 rules in 41 ms. Remains 112 /124 variables (removed 12) and now considering 1180/1197 (removed 17) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 42 ms. Remains : 112/124 places, 1180/1197 transitions.
[2023-03-19 22:01:09] [INFO ] Flatten gal took : 68 ms
[2023-03-19 22:01:09] [INFO ] Flatten gal took : 76 ms
[2023-03-19 22:01:09] [INFO ] Input system was already deterministic with 1180 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 124/124 places, 1197/1197 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 35 transitions
Trivial Post-agglo rules discarded 35 transitions
Performed 35 trivial Post agglomeration. Transition count delta: 35
Iterating post reduction 0 with 35 rules applied. Total rules applied 35 place count 123 transition count 1161
Reduce places removed 35 places and 0 transitions.
Iterating post reduction 1 with 35 rules applied. Total rules applied 70 place count 88 transition count 1161
Performed 11 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 11 Pre rules applied. Total rules applied 70 place count 88 transition count 1150
Deduced a syphon composed of 11 places in 1 ms
Reduce places removed 11 places and 0 transitions.
Iterating global reduction 2 with 22 rules applied. Total rules applied 92 place count 77 transition count 1150
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 96 place count 73 transition count 1144
Iterating global reduction 2 with 4 rules applied. Total rules applied 100 place count 73 transition count 1144
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 2 with 3 rules applied. Total rules applied 103 place count 73 transition count 1141
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 104 place count 72 transition count 1139
Iterating global reduction 3 with 1 rules applied. Total rules applied 105 place count 72 transition count 1139
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 107 place count 72 transition count 1137
Performed 17 Post agglomeration using F-continuation condition.Transition count delta: 17
Deduced a syphon composed of 17 places in 1 ms
Reduce places removed 17 places and 0 transitions.
Iterating global reduction 4 with 34 rules applied. Total rules applied 141 place count 55 transition count 1120
Ensure Unique test removed 518 transitions
Reduce isomorphic transitions removed 518 transitions.
Iterating post reduction 4 with 518 rules applied. Total rules applied 659 place count 55 transition count 602
Performed 8 Post agglomeration using F-continuation condition.Transition count delta: 8
Deduced a syphon composed of 8 places in 0 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 5 with 16 rules applied. Total rules applied 675 place count 47 transition count 594
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 5 with 8 rules applied. Total rules applied 683 place count 47 transition count 586
Drop transitions removed 9 transitions
Redundant transition composition rules discarded 9 transitions
Iterating global reduction 6 with 9 rules applied. Total rules applied 692 place count 47 transition count 577
Performed 9 Post agglomeration using F-continuation condition.Transition count delta: 9
Deduced a syphon composed of 9 places in 0 ms
Reduce places removed 9 places and 0 transitions.
Iterating global reduction 6 with 18 rules applied. Total rules applied 710 place count 38 transition count 568
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 6 with 1 rules applied. Total rules applied 711 place count 37 transition count 567
Applied a total of 711 rules in 652 ms. Remains 37 /124 variables (removed 87) and now considering 567/1197 (removed 630) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 652 ms. Remains : 37/124 places, 567/1197 transitions.
[2023-03-19 22:01:10] [INFO ] Flatten gal took : 32 ms
[2023-03-19 22:01:10] [INFO ] Flatten gal took : 36 ms
[2023-03-19 22:01:10] [INFO ] Input system was already deterministic with 567 transitions.
Finished random walk after 9 steps, including 0 resets, run visited all 1 properties in 1 ms. (steps per millisecond=9 )
FORMULA StigmergyCommit-PT-08a-CTLFireability-05 FALSE TECHNIQUES TOPOLOGICAL RANDOM_WALK
Starting structural reductions in LTL mode, iteration 0 : 124/124 places, 1197/1197 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 120 transition count 1191
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 120 transition count 1191
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 9 place count 120 transition count 1190
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 12 place count 117 transition count 1186
Iterating global reduction 1 with 3 rules applied. Total rules applied 15 place count 117 transition count 1186
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 17 place count 115 transition count 1184
Iterating global reduction 1 with 2 rules applied. Total rules applied 19 place count 115 transition count 1184
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 20 place count 114 transition count 1183
Iterating global reduction 1 with 1 rules applied. Total rules applied 21 place count 114 transition count 1183
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 22 place count 113 transition count 1182
Iterating global reduction 1 with 1 rules applied. Total rules applied 23 place count 113 transition count 1182
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 24 place count 112 transition count 1181
Iterating global reduction 1 with 1 rules applied. Total rules applied 25 place count 112 transition count 1181
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 26 place count 112 transition count 1180
Applied a total of 26 rules in 41 ms. Remains 112 /124 variables (removed 12) and now considering 1180/1197 (removed 17) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 43 ms. Remains : 112/124 places, 1180/1197 transitions.
[2023-03-19 22:01:10] [INFO ] Flatten gal took : 64 ms
[2023-03-19 22:01:10] [INFO ] Flatten gal took : 73 ms
[2023-03-19 22:01:10] [INFO ] Input system was already deterministic with 1180 transitions.
Starting structural reductions in LTL mode, iteration 0 : 124/124 places, 1197/1197 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 120 transition count 1191
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 120 transition count 1191
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 9 place count 120 transition count 1190
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 12 place count 117 transition count 1186
Iterating global reduction 1 with 3 rules applied. Total rules applied 15 place count 117 transition count 1186
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 17 place count 115 transition count 1184
Iterating global reduction 1 with 2 rules applied. Total rules applied 19 place count 115 transition count 1184
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 20 place count 114 transition count 1183
Iterating global reduction 1 with 1 rules applied. Total rules applied 21 place count 114 transition count 1183
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 22 place count 113 transition count 1182
Iterating global reduction 1 with 1 rules applied. Total rules applied 23 place count 113 transition count 1182
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 24 place count 112 transition count 1181
Iterating global reduction 1 with 1 rules applied. Total rules applied 25 place count 112 transition count 1181
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 26 place count 112 transition count 1180
Applied a total of 26 rules in 41 ms. Remains 112 /124 variables (removed 12) and now considering 1180/1197 (removed 17) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 41 ms. Remains : 112/124 places, 1180/1197 transitions.
[2023-03-19 22:01:11] [INFO ] Flatten gal took : 65 ms
[2023-03-19 22:01:11] [INFO ] Flatten gal took : 92 ms
[2023-03-19 22:01:11] [INFO ] Input system was already deterministic with 1180 transitions.
Starting structural reductions in LTL mode, iteration 0 : 124/124 places, 1197/1197 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 120 transition count 1191
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 120 transition count 1191
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 9 place count 120 transition count 1190
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 12 place count 117 transition count 1186
Iterating global reduction 1 with 3 rules applied. Total rules applied 15 place count 117 transition count 1186
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 17 place count 115 transition count 1184
Iterating global reduction 1 with 2 rules applied. Total rules applied 19 place count 115 transition count 1184
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 20 place count 114 transition count 1183
Iterating global reduction 1 with 1 rules applied. Total rules applied 21 place count 114 transition count 1183
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 22 place count 113 transition count 1182
Iterating global reduction 1 with 1 rules applied. Total rules applied 23 place count 113 transition count 1182
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 24 place count 112 transition count 1181
Iterating global reduction 1 with 1 rules applied. Total rules applied 25 place count 112 transition count 1181
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 26 place count 112 transition count 1180
Applied a total of 26 rules in 36 ms. Remains 112 /124 variables (removed 12) and now considering 1180/1197 (removed 17) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 37 ms. Remains : 112/124 places, 1180/1197 transitions.
[2023-03-19 22:01:11] [INFO ] Flatten gal took : 71 ms
[2023-03-19 22:01:11] [INFO ] Flatten gal took : 71 ms
[2023-03-19 22:01:11] [INFO ] Input system was already deterministic with 1180 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 124/124 places, 1197/1197 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 35 transitions
Trivial Post-agglo rules discarded 35 transitions
Performed 35 trivial Post agglomeration. Transition count delta: 35
Iterating post reduction 0 with 35 rules applied. Total rules applied 35 place count 123 transition count 1161
Reduce places removed 35 places and 0 transitions.
Iterating post reduction 1 with 35 rules applied. Total rules applied 70 place count 88 transition count 1161
Performed 11 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 11 Pre rules applied. Total rules applied 70 place count 88 transition count 1150
Deduced a syphon composed of 11 places in 1 ms
Reduce places removed 11 places and 0 transitions.
Iterating global reduction 2 with 22 rules applied. Total rules applied 92 place count 77 transition count 1150
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 96 place count 73 transition count 1144
Iterating global reduction 2 with 4 rules applied. Total rules applied 100 place count 73 transition count 1144
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 2 with 3 rules applied. Total rules applied 103 place count 73 transition count 1141
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 104 place count 72 transition count 1139
Iterating global reduction 3 with 1 rules applied. Total rules applied 105 place count 72 transition count 1139
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 107 place count 72 transition count 1137
Performed 17 Post agglomeration using F-continuation condition.Transition count delta: 17
Deduced a syphon composed of 17 places in 0 ms
Reduce places removed 17 places and 0 transitions.
Iterating global reduction 4 with 34 rules applied. Total rules applied 141 place count 55 transition count 1120
Ensure Unique test removed 518 transitions
Reduce isomorphic transitions removed 518 transitions.
Iterating post reduction 4 with 518 rules applied. Total rules applied 659 place count 55 transition count 602
Performed 8 Post agglomeration using F-continuation condition.Transition count delta: 8
Deduced a syphon composed of 8 places in 0 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 5 with 16 rules applied. Total rules applied 675 place count 47 transition count 594
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 5 with 8 rules applied. Total rules applied 683 place count 47 transition count 586
Drop transitions removed 9 transitions
Redundant transition composition rules discarded 9 transitions
Iterating global reduction 6 with 9 rules applied. Total rules applied 692 place count 47 transition count 577
Performed 9 Post agglomeration using F-continuation condition.Transition count delta: 9
Deduced a syphon composed of 9 places in 1 ms
Reduce places removed 9 places and 0 transitions.
Iterating global reduction 6 with 18 rules applied. Total rules applied 710 place count 38 transition count 568
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 6 with 1 rules applied. Total rules applied 711 place count 37 transition count 567
Applied a total of 711 rules in 361 ms. Remains 37 /124 variables (removed 87) and now considering 567/1197 (removed 630) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 362 ms. Remains : 37/124 places, 567/1197 transitions.
[2023-03-19 22:01:12] [INFO ] Flatten gal took : 30 ms
[2023-03-19 22:01:12] [INFO ] Flatten gal took : 34 ms
[2023-03-19 22:01:12] [INFO ] Input system was already deterministic with 567 transitions.
Starting structural reductions in LTL mode, iteration 0 : 124/124 places, 1197/1197 transitions.
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 3 place count 121 transition count 1192
Iterating global reduction 0 with 3 rules applied. Total rules applied 6 place count 121 transition count 1192
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 7 place count 121 transition count 1191
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 9 place count 119 transition count 1188
Iterating global reduction 1 with 2 rules applied. Total rules applied 11 place count 119 transition count 1188
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 12 place count 118 transition count 1187
Iterating global reduction 1 with 1 rules applied. Total rules applied 13 place count 118 transition count 1187
Applied a total of 13 rules in 21 ms. Remains 118 /124 variables (removed 6) and now considering 1187/1197 (removed 10) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 22 ms. Remains : 118/124 places, 1187/1197 transitions.
[2023-03-19 22:01:12] [INFO ] Flatten gal took : 60 ms
[2023-03-19 22:01:12] [INFO ] Flatten gal took : 67 ms
[2023-03-19 22:01:12] [INFO ] Input system was already deterministic with 1187 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 124/124 places, 1197/1197 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 35 transitions
Trivial Post-agglo rules discarded 35 transitions
Performed 35 trivial Post agglomeration. Transition count delta: 35
Iterating post reduction 0 with 35 rules applied. Total rules applied 35 place count 123 transition count 1161
Reduce places removed 35 places and 0 transitions.
Iterating post reduction 1 with 35 rules applied. Total rules applied 70 place count 88 transition count 1161
Performed 11 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 11 Pre rules applied. Total rules applied 70 place count 88 transition count 1150
Deduced a syphon composed of 11 places in 0 ms
Reduce places removed 11 places and 0 transitions.
Iterating global reduction 2 with 22 rules applied. Total rules applied 92 place count 77 transition count 1150
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 96 place count 73 transition count 1144
Iterating global reduction 2 with 4 rules applied. Total rules applied 100 place count 73 transition count 1144
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 2 with 3 rules applied. Total rules applied 103 place count 73 transition count 1141
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 104 place count 72 transition count 1139
Iterating global reduction 3 with 1 rules applied. Total rules applied 105 place count 72 transition count 1139
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 107 place count 72 transition count 1137
Performed 17 Post agglomeration using F-continuation condition.Transition count delta: 17
Deduced a syphon composed of 17 places in 0 ms
Reduce places removed 17 places and 0 transitions.
Iterating global reduction 4 with 34 rules applied. Total rules applied 141 place count 55 transition count 1120
Ensure Unique test removed 518 transitions
Reduce isomorphic transitions removed 518 transitions.
Iterating post reduction 4 with 518 rules applied. Total rules applied 659 place count 55 transition count 602
Performed 8 Post agglomeration using F-continuation condition.Transition count delta: 8
Deduced a syphon composed of 8 places in 0 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 5 with 16 rules applied. Total rules applied 675 place count 47 transition count 594
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 5 with 8 rules applied. Total rules applied 683 place count 47 transition count 586
Drop transitions removed 9 transitions
Redundant transition composition rules discarded 9 transitions
Iterating global reduction 6 with 9 rules applied. Total rules applied 692 place count 47 transition count 577
Performed 9 Post agglomeration using F-continuation condition.Transition count delta: 9
Deduced a syphon composed of 9 places in 1 ms
Reduce places removed 9 places and 0 transitions.
Iterating global reduction 6 with 18 rules applied. Total rules applied 710 place count 38 transition count 568
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 6 with 1 rules applied. Total rules applied 711 place count 37 transition count 567
Applied a total of 711 rules in 318 ms. Remains 37 /124 variables (removed 87) and now considering 567/1197 (removed 630) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 318 ms. Remains : 37/124 places, 567/1197 transitions.
[2023-03-19 22:01:12] [INFO ] Flatten gal took : 33 ms
[2023-03-19 22:01:12] [INFO ] Flatten gal took : 32 ms
[2023-03-19 22:01:13] [INFO ] Input system was already deterministic with 567 transitions.
Starting structural reductions in SI_CTL mode, iteration 0 : 124/124 places, 1197/1197 transitions.
Reduce places removed 1 places and 1 transitions.
Drop transitions removed 35 transitions
Trivial Post-agglo rules discarded 35 transitions
Performed 35 trivial Post agglomeration. Transition count delta: 35
Iterating post reduction 0 with 35 rules applied. Total rules applied 35 place count 123 transition count 1161
Reduce places removed 35 places and 0 transitions.
Iterating post reduction 1 with 35 rules applied. Total rules applied 70 place count 88 transition count 1161
Performed 11 Pre agglomeration using Quasi-Persistent + Divergent Free condition..
Pre-agglomeration after 2 with 11 Pre rules applied. Total rules applied 70 place count 88 transition count 1150
Deduced a syphon composed of 11 places in 1 ms
Reduce places removed 11 places and 0 transitions.
Iterating global reduction 2 with 22 rules applied. Total rules applied 92 place count 77 transition count 1150
Discarding 4 places :
Symmetric choice reduction at 2 with 4 rule applications. Total rules 96 place count 73 transition count 1144
Iterating global reduction 2 with 4 rules applied. Total rules applied 100 place count 73 transition count 1144
Ensure Unique test removed 3 transitions
Reduce isomorphic transitions removed 3 transitions.
Iterating post reduction 2 with 3 rules applied. Total rules applied 103 place count 73 transition count 1141
Discarding 1 places :
Symmetric choice reduction at 3 with 1 rule applications. Total rules 104 place count 72 transition count 1139
Iterating global reduction 3 with 1 rules applied. Total rules applied 105 place count 72 transition count 1139
Ensure Unique test removed 2 transitions
Reduce isomorphic transitions removed 2 transitions.
Iterating post reduction 3 with 2 rules applied. Total rules applied 107 place count 72 transition count 1137
Performed 17 Post agglomeration using F-continuation condition.Transition count delta: 17
Deduced a syphon composed of 17 places in 0 ms
Reduce places removed 17 places and 0 transitions.
Iterating global reduction 4 with 34 rules applied. Total rules applied 141 place count 55 transition count 1120
Ensure Unique test removed 518 transitions
Reduce isomorphic transitions removed 518 transitions.
Iterating post reduction 4 with 518 rules applied. Total rules applied 659 place count 55 transition count 602
Performed 8 Post agglomeration using F-continuation condition.Transition count delta: 8
Deduced a syphon composed of 8 places in 0 ms
Reduce places removed 8 places and 0 transitions.
Iterating global reduction 5 with 16 rules applied. Total rules applied 675 place count 47 transition count 594
Ensure Unique test removed 8 transitions
Reduce isomorphic transitions removed 8 transitions.
Iterating post reduction 5 with 8 rules applied. Total rules applied 683 place count 47 transition count 586
Drop transitions removed 9 transitions
Redundant transition composition rules discarded 9 transitions
Iterating global reduction 6 with 9 rules applied. Total rules applied 692 place count 47 transition count 577
Performed 9 Post agglomeration using F-continuation condition.Transition count delta: 9
Deduced a syphon composed of 9 places in 0 ms
Reduce places removed 9 places and 0 transitions.
Iterating global reduction 6 with 18 rules applied. Total rules applied 710 place count 38 transition count 568
Reduce places removed 1 places and 1 transitions.
Iterating global reduction 6 with 1 rules applied. Total rules applied 711 place count 37 transition count 567
Applied a total of 711 rules in 323 ms. Remains 37 /124 variables (removed 87) and now considering 567/1197 (removed 630) transitions.
Finished structural reductions in SI_CTL mode , in 1 iterations and 323 ms. Remains : 37/124 places, 567/1197 transitions.
[2023-03-19 22:01:13] [INFO ] Flatten gal took : 29 ms
[2023-03-19 22:01:13] [INFO ] Flatten gal took : 33 ms
[2023-03-19 22:01:13] [INFO ] Input system was already deterministic with 567 transitions.
Starting structural reductions in LTL mode, iteration 0 : 124/124 places, 1197/1197 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 120 transition count 1191
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 120 transition count 1191
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 9 place count 120 transition count 1190
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 12 place count 117 transition count 1186
Iterating global reduction 1 with 3 rules applied. Total rules applied 15 place count 117 transition count 1186
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 17 place count 115 transition count 1184
Iterating global reduction 1 with 2 rules applied. Total rules applied 19 place count 115 transition count 1184
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 20 place count 114 transition count 1183
Iterating global reduction 1 with 1 rules applied. Total rules applied 21 place count 114 transition count 1183
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 22 place count 113 transition count 1182
Iterating global reduction 1 with 1 rules applied. Total rules applied 23 place count 113 transition count 1182
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 24 place count 112 transition count 1181
Iterating global reduction 1 with 1 rules applied. Total rules applied 25 place count 112 transition count 1181
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 26 place count 112 transition count 1180
Applied a total of 26 rules in 32 ms. Remains 112 /124 variables (removed 12) and now considering 1180/1197 (removed 17) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 32 ms. Remains : 112/124 places, 1180/1197 transitions.
[2023-03-19 22:01:13] [INFO ] Flatten gal took : 61 ms
[2023-03-19 22:01:13] [INFO ] Flatten gal took : 66 ms
[2023-03-19 22:01:13] [INFO ] Input system was already deterministic with 1180 transitions.
Starting structural reductions in LTL mode, iteration 0 : 124/124 places, 1197/1197 transitions.
Discarding 4 places :
Symmetric choice reduction at 0 with 4 rule applications. Total rules 4 place count 120 transition count 1191
Iterating global reduction 0 with 4 rules applied. Total rules applied 8 place count 120 transition count 1191
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 9 place count 120 transition count 1190
Discarding 3 places :
Symmetric choice reduction at 1 with 3 rule applications. Total rules 12 place count 117 transition count 1186
Iterating global reduction 1 with 3 rules applied. Total rules applied 15 place count 117 transition count 1186
Discarding 2 places :
Symmetric choice reduction at 1 with 2 rule applications. Total rules 17 place count 115 transition count 1184
Iterating global reduction 1 with 2 rules applied. Total rules applied 19 place count 115 transition count 1184
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 20 place count 114 transition count 1183
Iterating global reduction 1 with 1 rules applied. Total rules applied 21 place count 114 transition count 1183
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 22 place count 113 transition count 1182
Iterating global reduction 1 with 1 rules applied. Total rules applied 23 place count 113 transition count 1182
Discarding 1 places :
Symmetric choice reduction at 1 with 1 rule applications. Total rules 24 place count 112 transition count 1181
Iterating global reduction 1 with 1 rules applied. Total rules applied 25 place count 112 transition count 1181
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 1 with 1 rules applied. Total rules applied 26 place count 112 transition count 1180
Applied a total of 26 rules in 32 ms. Remains 112 /124 variables (removed 12) and now considering 1180/1197 (removed 17) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 32 ms. Remains : 112/124 places, 1180/1197 transitions.
[2023-03-19 22:01:13] [INFO ] Flatten gal took : 71 ms
[2023-03-19 22:01:13] [INFO ] Flatten gal took : 67 ms
[2023-03-19 22:01:14] [INFO ] Input system was already deterministic with 1180 transitions.
Starting structural reductions in LTL mode, iteration 0 : 124/124 places, 1197/1197 transitions.
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 3 place count 121 transition count 1192
Iterating global reduction 0 with 3 rules applied. Total rules applied 6 place count 121 transition count 1192
Discarding 3 places :
Symmetric choice reduction at 0 with 3 rule applications. Total rules 9 place count 118 transition count 1188
Iterating global reduction 0 with 3 rules applied. Total rules applied 12 place count 118 transition count 1188
Discarding 2 places :
Symmetric choice reduction at 0 with 2 rule applications. Total rules 14 place count 116 transition count 1186
Iterating global reduction 0 with 2 rules applied. Total rules applied 16 place count 116 transition count 1186
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 17 place count 115 transition count 1185
Iterating global reduction 0 with 1 rules applied. Total rules applied 18 place count 115 transition count 1185
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 19 place count 114 transition count 1184
Iterating global reduction 0 with 1 rules applied. Total rules applied 20 place count 114 transition count 1184
Discarding 1 places :
Symmetric choice reduction at 0 with 1 rule applications. Total rules 21 place count 113 transition count 1183
Iterating global reduction 0 with 1 rules applied. Total rules applied 22 place count 113 transition count 1183
Ensure Unique test removed 1 transitions
Reduce isomorphic transitions removed 1 transitions.
Iterating post reduction 0 with 1 rules applied. Total rules applied 23 place count 113 transition count 1182
Applied a total of 23 rules in 30 ms. Remains 113 /124 variables (removed 11) and now considering 1182/1197 (removed 15) transitions.
Finished structural reductions in LTL mode , in 1 iterations and 30 ms. Remains : 113/124 places, 1182/1197 transitions.
[2023-03-19 22:01:14] [INFO ] Flatten gal took : 58 ms
[2023-03-19 22:01:14] [INFO ] Flatten gal took : 64 ms
[2023-03-19 22:01:14] [INFO ] Input system was already deterministic with 1182 transitions.
[2023-03-19 22:01:14] [INFO ] Flatten gal took : 76 ms
[2023-03-19 22:01:14] [INFO ] Flatten gal took : 77 ms
[2023-03-19 22:01:14] [INFO ] Export to MCC of 14 properties in file /home/mcc/execution/CTLFireability.sr.xml took 12 ms.
[2023-03-19 22:01:14] [INFO ] Export to PNML in file /home/mcc/execution/model.sr.pnml of net with 124 places, 1197 transitions and 18914 arcs took 26 ms.
Total runtime 28958 ms.
There are residual formulas that ITS could not solve within timeout
starting LoLA
BK_INPUT StigmergyCommit-PT-08a
BK_EXAMINATION: CTLFireability
bin directory: /home/mcc/BenchKit/bin//../reducer/bin//../../lola/bin/
current directory: /home/mcc/execution/373
CTLFireability
FORMULA StigmergyCommit-PT-08a-CTLFireability-04 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-08a-CTLFireability-14 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-08a-CTLFireability-13 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-08a-CTLFireability-06 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-08a-CTLFireability-03 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-08a-CTLFireability-02 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-08a-CTLFireability-01 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-08a-CTLFireability-12 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-08a-CTLFireability-11 FALSE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
FORMULA StigmergyCommit-PT-08a-CTLFireability-09 TRUE TECHNIQUES COLLATERAL_PROCESSING EXPLICIT TOPOLOGICAL STATE_COMPRESSION STUBBORN_SETS USE_NUPN UNFOLDING_TO_PT
BK_STOP 1679264505422
--------------------
content from stderr:
+ ulimit -s 65536
+ [[ -z '' ]]
+ export LTSMIN_MEM_SIZE=8589934592
+ LTSMIN_MEM_SIZE=8589934592
+ export PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ PYTHONPATH=/home/mcc/BenchKit/itstools/pylibs
+ export LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
+ LD_LIBRARY_PATH=/home/mcc/BenchKit/itstools/pylibs:
++ sed s/.jar//
++ perl -pe 's/.*\.//g'
++ ls /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/plugins/fr.lip6.move.gal.application.pnmcc_1.0.0.202303021504.jar
+ VERSION=202303021504
+ echo 'Running Version 202303021504'
+ /home/mcc/BenchKit/bin//../reducer/bin//../../itstools//itstools/its-tools -pnfolder /home/mcc/execution -examination CTLFireability -timeout 360 -rebuildPNML
lola: MEM LIMIT 32
lola: MEM LIMIT 5
lola: NET
lola: input: PNML file (--pnmlnet)
lola: reading net from /home/mcc/execution/373/model.pnml
lola: reading pnml
lola: PNML file contains place/transition net
lola: finished parsing
lola: closed net file /home/mcc/execution/373/model.pnml
lola: Reading formula.
lola: Using XML format (--xmlformula)
lola: reading XML formula
lola: reading formula from /home/mcc/execution/373/CTLFireability.xml
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:547
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:317
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:553
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:334
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:478
lola: rewrite Frontend/Parser/formula_rewrite.k:391
lola: rewrite Frontend/Parser/formula_rewrite.k:472
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: RELEASE
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:331
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:325
lola: rewrite Frontend/Parser/formula_rewrite.k:337
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:299
lola: RELEASE
lola: rewrite Frontend/Parser/formula_rewrite.k:475
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:250
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:322
lola: rewrite Frontend/Parser/formula_rewrite.k:328
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:314
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:296
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: rewrite Frontend/Parser/formula_rewrite.k:253
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Rule S: 0 transitions removed,0 places removed
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 1.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: Created skeleton in 0.000000 secs.
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: LAUNCH task # 10 (type EXCL) for 9 StigmergyCommit-PT-08a-CTLFireability-04
lola: time limit : 224 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:749
lola: rewrite Frontend/Parser/formula_rewrite.k:787
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:810
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: FINISHED task # 10 (type EXCL) for StigmergyCommit-PT-08a-CTLFireability-04
lola: result : false
lola: markings : 2657
lola: fired transitions : 12870
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 45 (type EXCL) for 44 StigmergyCommit-PT-08a-CTLFireability-14
lola: time limit : 239 sec
lola: memory limit: 32 pages
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:815
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:808
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:807
lola: rewrite Frontend/Parser/formula_rewrite.k:813
lola: rewrite Frontend/Parser/formula_rewrite.k:811
lola: rewrite Frontend/Parser/formula_rewrite.k:806
lola: rewrite Frontend/Parser/formula_rewrite.k:812
lola: rewrite Frontend/Parser/formula_rewrite.k:809
lola: rewrite Frontend/Parser/formula_rewrite.k:814
lola: rewrite Frontend/Parser/formula_rewrite.k:808
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 4/239 1/32 StigmergyCommit-PT-08a-CTLFireability-14 45718 m, 9143 m/sec, 523613 t fired, .
Time elapsed: 9 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 9/239 1/32 StigmergyCommit-PT-08a-CTLFireability-14 101792 m, 11214 m/sec, 1196841 t fired, .
Time elapsed: 14 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 14/239 1/32 StigmergyCommit-PT-08a-CTLFireability-14 152713 m, 10184 m/sec, 1875738 t fired, .
Time elapsed: 19 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 19/239 1/32 StigmergyCommit-PT-08a-CTLFireability-14 222081 m, 13873 m/sec, 2600042 t fired, .
Time elapsed: 24 secs. Pages in use: 1
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 24/239 2/32 StigmergyCommit-PT-08a-CTLFireability-14 290506 m, 13685 m/sec, 3334406 t fired, .
Time elapsed: 29 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 29/239 2/32 StigmergyCommit-PT-08a-CTLFireability-14 351055 m, 12109 m/sec, 4032297 t fired, .
Time elapsed: 34 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 34/239 2/32 StigmergyCommit-PT-08a-CTLFireability-14 406478 m, 11084 m/sec, 4737320 t fired, .
Time elapsed: 39 secs. Pages in use: 2
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 39/239 3/32 StigmergyCommit-PT-08a-CTLFireability-14 468319 m, 12368 m/sec, 5506328 t fired, .
Time elapsed: 44 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 44/239 3/32 StigmergyCommit-PT-08a-CTLFireability-14 536026 m, 13541 m/sec, 6334052 t fired, .
Time elapsed: 49 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 49/239 3/32 StigmergyCommit-PT-08a-CTLFireability-14 606936 m, 14182 m/sec, 7105938 t fired, .
Time elapsed: 54 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 54/239 3/32 StigmergyCommit-PT-08a-CTLFireability-14 670718 m, 12756 m/sec, 7862465 t fired, .
Time elapsed: 59 secs. Pages in use: 3
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 59/239 4/32 StigmergyCommit-PT-08a-CTLFireability-14 732662 m, 12388 m/sec, 8638287 t fired, .
Time elapsed: 64 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 64/239 4/32 StigmergyCommit-PT-08a-CTLFireability-14 799657 m, 13399 m/sec, 9465162 t fired, .
Time elapsed: 69 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 69/239 4/32 StigmergyCommit-PT-08a-CTLFireability-14 868355 m, 13739 m/sec, 10279361 t fired, .
Time elapsed: 74 secs. Pages in use: 4
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 74/239 5/32 StigmergyCommit-PT-08a-CTLFireability-14 928011 m, 11931 m/sec, 11015610 t fired, .
Time elapsed: 79 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 79/239 5/32 StigmergyCommit-PT-08a-CTLFireability-14 990966 m, 12591 m/sec, 11795900 t fired, .
Time elapsed: 84 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 84/239 5/32 StigmergyCommit-PT-08a-CTLFireability-14 1056308 m, 13068 m/sec, 12606945 t fired, .
Time elapsed: 89 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 89/239 5/32 StigmergyCommit-PT-08a-CTLFireability-14 1119254 m, 12589 m/sec, 13408574 t fired, .
Time elapsed: 94 secs. Pages in use: 5
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 94/239 6/32 StigmergyCommit-PT-08a-CTLFireability-14 1180741 m, 12297 m/sec, 14171002 t fired, .
Time elapsed: 99 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 99/239 6/32 StigmergyCommit-PT-08a-CTLFireability-14 1244611 m, 12774 m/sec, 14964728 t fired, .
Time elapsed: 104 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 104/239 6/32 StigmergyCommit-PT-08a-CTLFireability-14 1303125 m, 11702 m/sec, 15754248 t fired, .
Time elapsed: 109 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 109/239 6/32 StigmergyCommit-PT-08a-CTLFireability-14 1352006 m, 9776 m/sec, 16480636 t fired, .
Time elapsed: 114 secs. Pages in use: 6
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 114/239 7/32 StigmergyCommit-PT-08a-CTLFireability-14 1404057 m, 10410 m/sec, 17223619 t fired, .
Time elapsed: 119 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 119/239 7/32 StigmergyCommit-PT-08a-CTLFireability-14 1458980 m, 10984 m/sec, 17992017 t fired, .
Time elapsed: 124 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 124/239 7/32 StigmergyCommit-PT-08a-CTLFireability-14 1515037 m, 11211 m/sec, 18768319 t fired, .
Time elapsed: 129 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 129/239 7/32 StigmergyCommit-PT-08a-CTLFireability-14 1572022 m, 11397 m/sec, 19563601 t fired, .
Time elapsed: 134 secs. Pages in use: 7
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 134/239 8/32 StigmergyCommit-PT-08a-CTLFireability-14 1629682 m, 11532 m/sec, 20373228 t fired, .
Time elapsed: 139 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 139/239 8/32 StigmergyCommit-PT-08a-CTLFireability-14 1690481 m, 12159 m/sec, 21212279 t fired, .
Time elapsed: 144 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 144/239 8/32 StigmergyCommit-PT-08a-CTLFireability-14 1749036 m, 11711 m/sec, 22026813 t fired, .
Time elapsed: 149 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 149/239 8/32 StigmergyCommit-PT-08a-CTLFireability-14 1808051 m, 11803 m/sec, 22854427 t fired, .
Time elapsed: 154 secs. Pages in use: 8
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 154/239 9/32 StigmergyCommit-PT-08a-CTLFireability-14 1868286 m, 12047 m/sec, 23682076 t fired, .
Time elapsed: 159 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 159/239 9/32 StigmergyCommit-PT-08a-CTLFireability-14 1929703 m, 12283 m/sec, 24538367 t fired, .
Time elapsed: 164 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 164/239 9/32 StigmergyCommit-PT-08a-CTLFireability-14 1993128 m, 12685 m/sec, 25410651 t fired, .
Time elapsed: 169 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 169/239 9/32 StigmergyCommit-PT-08a-CTLFireability-14 2061206 m, 13615 m/sec, 26341743 t fired, .
Time elapsed: 174 secs. Pages in use: 9
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 174/239 10/32 StigmergyCommit-PT-08a-CTLFireability-14 2117910 m, 11340 m/sec, 27104644 t fired, .
Time elapsed: 179 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-14: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 1 0 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
45 CTL EXCL 179/239 10/32 StigmergyCommit-PT-08a-CTLFireability-14 2165277 m, 9473 m/sec, 27830173 t fired, .
Time elapsed: 184 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 14
lola: FINISHED task # 45 (type EXCL) for StigmergyCommit-PT-08a-CTLFireability-14
lola: result : false
lola: markings : 2182630
lola: fired transitions : 28100747
lola: time used : 181.000000
lola: memory pages used : 10
lola: LAUNCH task # 48 (type EXCL) for 47 StigmergyCommit-PT-08a-CTLFireability-15
lola: time limit : 243 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 3/243 1/32 StigmergyCommit-PT-08a-CTLFireability-15 106244 m, 21248 m/sec, 849567 t fired, .
Time elapsed: 189 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 8/243 2/32 StigmergyCommit-PT-08a-CTLFireability-15 269783 m, 32707 m/sec, 2231383 t fired, .
Time elapsed: 194 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 13/243 2/32 StigmergyCommit-PT-08a-CTLFireability-15 434830 m, 33009 m/sec, 3669737 t fired, .
Time elapsed: 199 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 18/243 3/32 StigmergyCommit-PT-08a-CTLFireability-15 600604 m, 33154 m/sec, 5129400 t fired, .
Time elapsed: 204 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 23/243 4/32 StigmergyCommit-PT-08a-CTLFireability-15 766971 m, 33273 m/sec, 6597717 t fired, .
Time elapsed: 209 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 28/243 5/32 StigmergyCommit-PT-08a-CTLFireability-15 932261 m, 33058 m/sec, 8045718 t fired, .
Time elapsed: 214 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 33/243 5/32 StigmergyCommit-PT-08a-CTLFireability-15 1099262 m, 33400 m/sec, 9511966 t fired, .
Time elapsed: 219 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 38/243 6/32 StigmergyCommit-PT-08a-CTLFireability-15 1263578 m, 32863 m/sec, 10980479 t fired, .
Time elapsed: 224 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 43/243 7/32 StigmergyCommit-PT-08a-CTLFireability-15 1432585 m, 33801 m/sec, 12554942 t fired, .
Time elapsed: 229 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 48/243 7/32 StigmergyCommit-PT-08a-CTLFireability-15 1600414 m, 33565 m/sec, 14118892 t fired, .
Time elapsed: 234 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 53/243 8/32 StigmergyCommit-PT-08a-CTLFireability-15 1762859 m, 32489 m/sec, 15556321 t fired, .
Time elapsed: 239 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 58/243 9/32 StigmergyCommit-PT-08a-CTLFireability-15 1930301 m, 33488 m/sec, 17108143 t fired, .
Time elapsed: 244 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 63/243 10/32 StigmergyCommit-PT-08a-CTLFireability-15 2096971 m, 33334 m/sec, 18655839 t fired, .
Time elapsed: 249 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 68/243 10/32 StigmergyCommit-PT-08a-CTLFireability-15 2260944 m, 32794 m/sec, 20128438 t fired, .
Time elapsed: 254 secs. Pages in use: 10
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 73/243 11/32 StigmergyCommit-PT-08a-CTLFireability-15 2426020 m, 33015 m/sec, 21643537 t fired, .
Time elapsed: 259 secs. Pages in use: 11
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 78/243 12/32 StigmergyCommit-PT-08a-CTLFireability-15 2591224 m, 33040 m/sec, 23181908 t fired, .
Time elapsed: 264 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 83/243 12/32 StigmergyCommit-PT-08a-CTLFireability-15 2754322 m, 32619 m/sec, 24657460 t fired, .
Time elapsed: 269 secs. Pages in use: 12
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 88/243 13/32 StigmergyCommit-PT-08a-CTLFireability-15 2916058 m, 32347 m/sec, 26129758 t fired, .
Time elapsed: 274 secs. Pages in use: 13
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 93/243 14/32 StigmergyCommit-PT-08a-CTLFireability-15 3080773 m, 32943 m/sec, 27658213 t fired, .
Time elapsed: 279 secs. Pages in use: 14
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 98/243 15/32 StigmergyCommit-PT-08a-CTLFireability-15 3244768 m, 32799 m/sec, 29169835 t fired, .
Time elapsed: 284 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 103/243 15/32 StigmergyCommit-PT-08a-CTLFireability-15 3405256 m, 32097 m/sec, 30596785 t fired, .
Time elapsed: 289 secs. Pages in use: 15
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 108/243 16/32 StigmergyCommit-PT-08a-CTLFireability-15 3570542 m, 33057 m/sec, 32136023 t fired, .
Time elapsed: 294 secs. Pages in use: 16
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 113/243 17/32 StigmergyCommit-PT-08a-CTLFireability-15 3735416 m, 32974 m/sec, 33671533 t fired, .
Time elapsed: 299 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 118/243 17/32 StigmergyCommit-PT-08a-CTLFireability-15 3894819 m, 31880 m/sec, 35091040 t fired, .
Time elapsed: 304 secs. Pages in use: 17
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 123/243 18/32 StigmergyCommit-PT-08a-CTLFireability-15 4057951 m, 32626 m/sec, 36598363 t fired, .
Time elapsed: 309 secs. Pages in use: 18
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 128/243 19/32 StigmergyCommit-PT-08a-CTLFireability-15 4220975 m, 32604 m/sec, 38116158 t fired, .
Time elapsed: 314 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 133/243 19/32 StigmergyCommit-PT-08a-CTLFireability-15 4383251 m, 32455 m/sec, 39626631 t fired, .
Time elapsed: 319 secs. Pages in use: 19
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 138/243 20/32 StigmergyCommit-PT-08a-CTLFireability-15 4554665 m, 34282 m/sec, 41307133 t fired, .
Time elapsed: 324 secs. Pages in use: 20
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 143/243 21/32 StigmergyCommit-PT-08a-CTLFireability-15 4720464 m, 33159 m/sec, 42895581 t fired, .
Time elapsed: 329 secs. Pages in use: 21
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 148/243 22/32 StigmergyCommit-PT-08a-CTLFireability-15 4887019 m, 33311 m/sec, 44500867 t fired, .
Time elapsed: 334 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 153/243 22/32 StigmergyCommit-PT-08a-CTLFireability-15 5054525 m, 33501 m/sec, 46130831 t fired, .
Time elapsed: 339 secs. Pages in use: 22
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 158/243 23/32 StigmergyCommit-PT-08a-CTLFireability-15 5219094 m, 32913 m/sec, 47707449 t fired, .
Time elapsed: 344 secs. Pages in use: 23
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 163/243 24/32 StigmergyCommit-PT-08a-CTLFireability-15 5386426 m, 33466 m/sec, 49339431 t fired, .
Time elapsed: 349 secs. Pages in use: 24
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 168/243 25/32 StigmergyCommit-PT-08a-CTLFireability-15 5550154 m, 32745 m/sec, 50911871 t fired, .
Time elapsed: 354 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 173/243 25/32 StigmergyCommit-PT-08a-CTLFireability-15 5713109 m, 32591 m/sec, 52434251 t fired, .
Time elapsed: 359 secs. Pages in use: 25
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 178/243 26/32 StigmergyCommit-PT-08a-CTLFireability-15 5871822 m, 31742 m/sec, 53877858 t fired, .
Time elapsed: 364 secs. Pages in use: 26
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 183/243 27/32 StigmergyCommit-PT-08a-CTLFireability-15 6033450 m, 32325 m/sec, 55381176 t fired, .
Time elapsed: 369 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 188/243 27/32 StigmergyCommit-PT-08a-CTLFireability-15 6194747 m, 32259 m/sec, 56878573 t fired, .
Time elapsed: 374 secs. Pages in use: 27
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 193/243 28/32 StigmergyCommit-PT-08a-CTLFireability-15 6360779 m, 33206 m/sec, 58475691 t fired, .
Time elapsed: 379 secs. Pages in use: 28
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 198/243 29/32 StigmergyCommit-PT-08a-CTLFireability-15 6525678 m, 32979 m/sec, 60057414 t fired, .
Time elapsed: 384 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 203/243 29/32 StigmergyCommit-PT-08a-CTLFireability-15 6693356 m, 33535 m/sec, 61696715 t fired, .
Time elapsed: 389 secs. Pages in use: 29
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 208/243 30/32 StigmergyCommit-PT-08a-CTLFireability-15 6857402 m, 32809 m/sec, 63266924 t fired, .
Time elapsed: 394 secs. Pages in use: 30
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 213/243 31/32 StigmergyCommit-PT-08a-CTLFireability-15 7023510 m, 33221 m/sec, 64875867 t fired, .
Time elapsed: 399 secs. Pages in use: 31
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 218/243 32/32 StigmergyCommit-PT-08a-CTLFireability-15 7187812 m, 32860 m/sec, 66468335 t fired, .
Time elapsed: 404 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 1 0 1 0 0 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
48 CTL EXCL 223/243 32/32 StigmergyCommit-PT-08a-CTLFireability-15 7349764 m, 32390 m/sec, 68015904 t fired, .
Time elapsed: 409 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 48 (type EXCL) for StigmergyCommit-PT-08a-CTLFireability-15 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-13: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 414 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 42 (type EXCL) for 41 StigmergyCommit-PT-08a-CTLFireability-13
lola: time limit : 245 sec
lola: memory limit: 32 pages
lola: FINISHED task # 42 (type EXCL) for StigmergyCommit-PT-08a-CTLFireability-13
lola: result : false
lola: markings : 57
lola: fired transitions : 58
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 33 (type EXCL) for 32 StigmergyCommit-PT-08a-CTLFireability-10
lola: time limit : 265 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 5/265 1/32 StigmergyCommit-PT-08a-CTLFireability-10 152541 m, 30508 m/sec, 1392861 t fired, .
Time elapsed: 419 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 10/265 2/32 StigmergyCommit-PT-08a-CTLFireability-10 303946 m, 30281 m/sec, 2826070 t fired, .
Time elapsed: 424 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 15/265 2/32 StigmergyCommit-PT-08a-CTLFireability-10 457711 m, 30753 m/sec, 4332369 t fired, .
Time elapsed: 429 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 20/265 3/32 StigmergyCommit-PT-08a-CTLFireability-10 611943 m, 30846 m/sec, 5844381 t fired, .
Time elapsed: 434 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 25/265 4/32 StigmergyCommit-PT-08a-CTLFireability-10 765556 m, 30722 m/sec, 7350340 t fired, .
Time elapsed: 439 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 30/265 4/32 StigmergyCommit-PT-08a-CTLFireability-10 917418 m, 30372 m/sec, 8838615 t fired, .
Time elapsed: 444 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 35/265 5/32 StigmergyCommit-PT-08a-CTLFireability-10 1071032 m, 30722 m/sec, 10344567 t fired, .
Time elapsed: 449 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 40/265 6/32 StigmergyCommit-PT-08a-CTLFireability-10 1221859 m, 30165 m/sec, 11822379 t fired, .
Time elapsed: 454 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 45/265 6/32 StigmergyCommit-PT-08a-CTLFireability-10 1377885 m, 31205 m/sec, 13427105 t fired, .
Time elapsed: 459 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 50/265 7/32 StigmergyCommit-PT-08a-CTLFireability-10 1532901 m, 31003 m/sec, 15024683 t fired, .
Time elapsed: 464 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 55/265 8/32 StigmergyCommit-PT-08a-CTLFireability-10 1685045 m, 30428 m/sec, 16543751 t fired, .
Time elapsed: 469 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 60/265 8/32 StigmergyCommit-PT-08a-CTLFireability-10 1836746 m, 30340 m/sec, 18077474 t fired, .
Time elapsed: 474 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 65/265 9/32 StigmergyCommit-PT-08a-CTLFireability-10 1989921 m, 30635 m/sec, 19655674 t fired, .
Time elapsed: 479 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 70/265 10/32 StigmergyCommit-PT-08a-CTLFireability-10 2142946 m, 30605 m/sec, 21232481 t fired, .
Time elapsed: 484 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 75/265 10/32 StigmergyCommit-PT-08a-CTLFireability-10 2291464 m, 29703 m/sec, 22690848 t fired, .
Time elapsed: 489 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 80/265 11/32 StigmergyCommit-PT-08a-CTLFireability-10 2444098 m, 30526 m/sec, 24258143 t fired, .
Time elapsed: 494 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 85/265 12/32 StigmergyCommit-PT-08a-CTLFireability-10 2597624 m, 30705 m/sec, 25839952 t fired, .
Time elapsed: 499 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 90/265 12/32 StigmergyCommit-PT-08a-CTLFireability-10 2750178 m, 30510 m/sec, 27369770 t fired, .
Time elapsed: 504 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 95/265 13/32 StigmergyCommit-PT-08a-CTLFireability-10 2900755 m, 30115 m/sec, 28885356 t fired, .
Time elapsed: 509 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 100/265 14/32 StigmergyCommit-PT-08a-CTLFireability-10 3053808 m, 30610 m/sec, 30462355 t fired, .
Time elapsed: 514 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 105/265 14/32 StigmergyCommit-PT-08a-CTLFireability-10 3206551 m, 30548 m/sec, 32036230 t fired, .
Time elapsed: 519 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 110/265 15/32 StigmergyCommit-PT-08a-CTLFireability-10 3356689 m, 30027 m/sec, 33518028 t fired, .
Time elapsed: 524 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 115/265 16/32 StigmergyCommit-PT-08a-CTLFireability-10 3509915 m, 30645 m/sec, 35084886 t fired, .
Time elapsed: 529 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 120/265 16/32 StigmergyCommit-PT-08a-CTLFireability-10 3662979 m, 30612 m/sec, 36661885 t fired, .
Time elapsed: 534 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 125/265 17/32 StigmergyCommit-PT-08a-CTLFireability-10 3813967 m, 30197 m/sec, 38180051 t fired, .
Time elapsed: 539 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 130/265 18/32 StigmergyCommit-PT-08a-CTLFireability-10 3962834 m, 29773 m/sec, 39673603 t fired, .
Time elapsed: 544 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 135/265 18/32 StigmergyCommit-PT-08a-CTLFireability-10 4114411 m, 30315 m/sec, 41235310 t fired, .
Time elapsed: 549 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 140/265 19/32 StigmergyCommit-PT-08a-CTLFireability-10 4266469 m, 30411 m/sec, 42801578 t fired, .
Time elapsed: 554 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 145/265 20/32 StigmergyCommit-PT-08a-CTLFireability-10 4418922 m, 30490 m/sec, 44396621 t fired, .
Time elapsed: 559 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 150/265 20/32 StigmergyCommit-PT-08a-CTLFireability-10 4577164 m, 31648 m/sec, 46100289 t fired, .
Time elapsed: 564 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 155/265 21/32 StigmergyCommit-PT-08a-CTLFireability-10 4731399 m, 30847 m/sec, 47732311 t fired, .
Time elapsed: 569 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 160/265 22/32 StigmergyCommit-PT-08a-CTLFireability-10 4887341 m, 31188 m/sec, 49391115 t fired, .
Time elapsed: 574 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 165/265 22/32 StigmergyCommit-PT-08a-CTLFireability-10 5043249 m, 31181 m/sec, 51062021 t fired, .
Time elapsed: 579 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 170/265 23/32 StigmergyCommit-PT-08a-CTLFireability-10 5196389 m, 30628 m/sec, 52678070 t fired, .
Time elapsed: 584 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 175/265 24/32 StigmergyCommit-PT-08a-CTLFireability-10 5353422 m, 31406 m/sec, 54374419 t fired, .
Time elapsed: 589 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 180/265 24/32 StigmergyCommit-PT-08a-CTLFireability-10 5505454 m, 30406 m/sec, 55978306 t fired, .
Time elapsed: 594 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 185/265 25/32 StigmergyCommit-PT-08a-CTLFireability-10 5660127 m, 30934 m/sec, 57631193 t fired, .
Time elapsed: 599 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 190/265 26/32 StigmergyCommit-PT-08a-CTLFireability-10 5806503 m, 29275 m/sec, 59074172 t fired, .
Time elapsed: 604 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 195/265 26/32 StigmergyCommit-PT-08a-CTLFireability-10 5957765 m, 30252 m/sec, 60634134 t fired, .
Time elapsed: 609 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 200/265 27/32 StigmergyCommit-PT-08a-CTLFireability-10 6108503 m, 30147 m/sec, 62189584 t fired, .
Time elapsed: 614 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 205/265 28/32 StigmergyCommit-PT-08a-CTLFireability-10 6259188 m, 30137 m/sec, 63741783 t fired, .
Time elapsed: 619 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 210/265 28/32 StigmergyCommit-PT-08a-CTLFireability-10 6417408 m, 31644 m/sec, 65449142 t fired, .
Time elapsed: 624 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 215/265 29/32 StigmergyCommit-PT-08a-CTLFireability-10 6571361 m, 30790 m/sec, 67073839 t fired, .
Time elapsed: 629 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 220/265 30/32 StigmergyCommit-PT-08a-CTLFireability-10 6728596 m, 31447 m/sec, 68767088 t fired, .
Time elapsed: 634 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 225/265 30/32 StigmergyCommit-PT-08a-CTLFireability-10 6881753 m, 30631 m/sec, 70387618 t fired, .
Time elapsed: 639 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 230/265 31/32 StigmergyCommit-PT-08a-CTLFireability-10 7034134 m, 30476 m/sec, 72010362 t fired, .
Time elapsed: 644 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 235/265 32/32 StigmergyCommit-PT-08a-CTLFireability-10 7186560 m, 30485 m/sec, 73643040 t fired, .
Time elapsed: 649 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
33 CTL EXCL 240/265 32/32 StigmergyCommit-PT-08a-CTLFireability-10 7337052 m, 30098 m/sec, 75232564 t fired, .
Time elapsed: 654 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 33 (type EXCL) for StigmergyCommit-PT-08a-CTLFireability-10 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 659 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 23 (type EXCL) for 22 StigmergyCommit-PT-08a-CTLFireability-08
lola: time limit : 267 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 5/267 1/32 StigmergyCommit-PT-08a-CTLFireability-08 149463 m, 29892 m/sec, 1692894 t fired, .
Time elapsed: 664 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 10/267 2/32 StigmergyCommit-PT-08a-CTLFireability-08 362465 m, 42600 m/sec, 3827582 t fired, .
Time elapsed: 669 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 15/267 3/32 StigmergyCommit-PT-08a-CTLFireability-08 576851 m, 42877 m/sec, 6196382 t fired, .
Time elapsed: 674 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 20/267 4/32 StigmergyCommit-PT-08a-CTLFireability-08 745753 m, 33780 m/sec, 8055571 t fired, .
Time elapsed: 679 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 25/267 4/32 StigmergyCommit-PT-08a-CTLFireability-08 911309 m, 33111 m/sec, 9893740 t fired, .
Time elapsed: 684 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 30/267 5/32 StigmergyCommit-PT-08a-CTLFireability-08 1076769 m, 33092 m/sec, 11779658 t fired, .
Time elapsed: 689 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 35/267 6/32 StigmergyCommit-PT-08a-CTLFireability-08 1240514 m, 32749 m/sec, 13671539 t fired, .
Time elapsed: 694 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 40/267 7/32 StigmergyCommit-PT-08a-CTLFireability-08 1394877 m, 30872 m/sec, 15698577 t fired, .
Time elapsed: 699 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 45/267 7/32 StigmergyCommit-PT-08a-CTLFireability-08 1546585 m, 30341 m/sec, 17661973 t fired, .
Time elapsed: 704 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 50/267 8/32 StigmergyCommit-PT-08a-CTLFireability-08 1704714 m, 31625 m/sec, 19712544 t fired, .
Time elapsed: 709 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 55/267 9/32 StigmergyCommit-PT-08a-CTLFireability-08 1859385 m, 30934 m/sec, 21701885 t fired, .
Time elapsed: 714 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 60/267 9/32 StigmergyCommit-PT-08a-CTLFireability-08 2021927 m, 32508 m/sec, 23786433 t fired, .
Time elapsed: 719 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 65/267 10/32 StigmergyCommit-PT-08a-CTLFireability-08 2167011 m, 29016 m/sec, 25687920 t fired, .
Time elapsed: 724 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 70/267 11/32 StigmergyCommit-PT-08a-CTLFireability-08 2339778 m, 34553 m/sec, 27030803 t fired, .
Time elapsed: 729 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 75/267 11/32 StigmergyCommit-PT-08a-CTLFireability-08 2513296 m, 34703 m/sec, 28322621 t fired, .
Time elapsed: 734 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 80/267 12/32 StigmergyCommit-PT-08a-CTLFireability-08 2692387 m, 35818 m/sec, 29714777 t fired, .
Time elapsed: 739 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 85/267 13/32 StigmergyCommit-PT-08a-CTLFireability-08 2871299 m, 35782 m/sec, 31114393 t fired, .
Time elapsed: 744 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 90/267 14/32 StigmergyCommit-PT-08a-CTLFireability-08 3049561 m, 35652 m/sec, 32509331 t fired, .
Time elapsed: 749 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 95/267 15/32 StigmergyCommit-PT-08a-CTLFireability-08 3226562 m, 35400 m/sec, 33894327 t fired, .
Time elapsed: 754 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 100/267 15/32 StigmergyCommit-PT-08a-CTLFireability-08 3401469 m, 34981 m/sec, 35262067 t fired, .
Time elapsed: 759 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 105/267 16/32 StigmergyCommit-PT-08a-CTLFireability-08 3581410 m, 35988 m/sec, 36747455 t fired, .
Time elapsed: 764 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 110/267 17/32 StigmergyCommit-PT-08a-CTLFireability-08 3761259 m, 35969 m/sec, 38242295 t fired, .
Time elapsed: 769 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 115/267 18/32 StigmergyCommit-PT-08a-CTLFireability-08 3935732 m, 34894 m/sec, 39622249 t fired, .
Time elapsed: 774 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 120/267 18/32 StigmergyCommit-PT-08a-CTLFireability-08 4114242 m, 35702 m/sec, 41095982 t fired, .
Time elapsed: 779 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 125/267 19/32 StigmergyCommit-PT-08a-CTLFireability-08 4292584 m, 35668 m/sec, 42575726 t fired, .
Time elapsed: 784 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 130/267 20/32 StigmergyCommit-PT-08a-CTLFireability-08 4466698 m, 34822 m/sec, 43958040 t fired, .
Time elapsed: 789 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 135/267 21/32 StigmergyCommit-PT-08a-CTLFireability-08 4644956 m, 35651 m/sec, 45428585 t fired, .
Time elapsed: 794 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 140/267 21/32 StigmergyCommit-PT-08a-CTLFireability-08 4822639 m, 35536 m/sec, 46899343 t fired, .
Time elapsed: 799 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 145/267 22/32 StigmergyCommit-PT-08a-CTLFireability-08 4997015 m, 34875 m/sec, 48287453 t fired, .
Time elapsed: 804 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 150/267 23/32 StigmergyCommit-PT-08a-CTLFireability-08 5174664 m, 35529 m/sec, 49752023 t fired, .
Time elapsed: 809 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 155/267 24/32 StigmergyCommit-PT-08a-CTLFireability-08 5350295 m, 35126 m/sec, 51204629 t fired, .
Time elapsed: 814 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 160/267 24/32 StigmergyCommit-PT-08a-CTLFireability-08 5522692 m, 34479 m/sec, 52579244 t fired, .
Time elapsed: 819 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 165/267 25/32 StigmergyCommit-PT-08a-CTLFireability-08 5698122 m, 35086 m/sec, 54019283 t fired, .
Time elapsed: 824 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 170/267 26/32 StigmergyCommit-PT-08a-CTLFireability-08 5873637 m, 35103 m/sec, 55477761 t fired, .
Time elapsed: 829 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 175/267 27/32 StigmergyCommit-PT-08a-CTLFireability-08 6044478 m, 34168 m/sec, 56840658 t fired, .
Time elapsed: 834 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 180/267 27/32 StigmergyCommit-PT-08a-CTLFireability-08 6217085 m, 34521 m/sec, 58249444 t fired, .
Time elapsed: 839 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 185/267 28/32 StigmergyCommit-PT-08a-CTLFireability-08 6391548 m, 34892 m/sec, 59700827 t fired, .
Time elapsed: 844 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 190/267 29/32 StigmergyCommit-PT-08a-CTLFireability-08 6564072 m, 34504 m/sec, 61136124 t fired, .
Time elapsed: 849 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 195/267 30/32 StigmergyCommit-PT-08a-CTLFireability-08 6743307 m, 35847 m/sec, 62714003 t fired, .
Time elapsed: 854 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 200/267 31/32 StigmergyCommit-PT-08a-CTLFireability-08 6915110 m, 34360 m/sec, 64186606 t fired, .
Time elapsed: 859 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 205/267 31/32 StigmergyCommit-PT-08a-CTLFireability-08 7087110 m, 34400 m/sec, 65669858 t fired, .
Time elapsed: 864 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
23 CTL EXCL 210/267 32/32 StigmergyCommit-PT-08a-CTLFireability-08 7261257 m, 34829 m/sec, 67195486 t fired, .
Time elapsed: 869 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 23 (type EXCL) for StigmergyCommit-PT-08a-CTLFireability-08 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 874 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 20 (type EXCL) for 19 StigmergyCommit-PT-08a-CTLFireability-07
lola: time limit : 272 sec
lola: memory limit: 32 pages
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 5/272 1/32 StigmergyCommit-PT-08a-CTLFireability-07 60816 m, 12163 m/sec, 412959 t fired, .
Time elapsed: 879 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 10/272 1/32 StigmergyCommit-PT-08a-CTLFireability-07 128609 m, 13558 m/sec, 907131 t fired, .
Time elapsed: 884 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 15/272 1/32 StigmergyCommit-PT-08a-CTLFireability-07 198291 m, 13936 m/sec, 1423516 t fired, .
Time elapsed: 889 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 20/272 2/32 StigmergyCommit-PT-08a-CTLFireability-07 268394 m, 14020 m/sec, 1946463 t fired, .
Time elapsed: 894 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 25/272 2/32 StigmergyCommit-PT-08a-CTLFireability-07 339382 m, 14197 m/sec, 2475971 t fired, .
Time elapsed: 899 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 30/272 2/32 StigmergyCommit-PT-08a-CTLFireability-07 421505 m, 16424 m/sec, 3122410 t fired, .
Time elapsed: 904 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 35/272 3/32 StigmergyCommit-PT-08a-CTLFireability-07 499238 m, 15546 m/sec, 3722079 t fired, .
Time elapsed: 909 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 40/272 3/32 StigmergyCommit-PT-08a-CTLFireability-07 581594 m, 16471 m/sec, 4372291 t fired, .
Time elapsed: 914 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 45/272 3/32 StigmergyCommit-PT-08a-CTLFireability-07 658504 m, 15382 m/sec, 4963679 t fired, .
Time elapsed: 919 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 50/272 4/32 StigmergyCommit-PT-08a-CTLFireability-07 741945 m, 16688 m/sec, 5625453 t fired, .
Time elapsed: 924 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 55/272 4/32 StigmergyCommit-PT-08a-CTLFireability-07 817797 m, 15170 m/sec, 6205370 t fired, .
Time elapsed: 929 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 60/272 4/32 StigmergyCommit-PT-08a-CTLFireability-07 901493 m, 16739 m/sec, 6871878 t fired, .
Time elapsed: 934 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 65/272 5/32 StigmergyCommit-PT-08a-CTLFireability-07 977452 m, 15191 m/sec, 7452109 t fired, .
Time elapsed: 939 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 70/272 5/32 StigmergyCommit-PT-08a-CTLFireability-07 1060653 m, 16640 m/sec, 8113013 t fired, .
Time elapsed: 944 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 75/272 5/32 StigmergyCommit-PT-08a-CTLFireability-07 1135420 m, 14953 m/sec, 8686217 t fired, .
Time elapsed: 949 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 80/272 6/32 StigmergyCommit-PT-08a-CTLFireability-07 1214097 m, 15735 m/sec, 9310387 t fired, .
Time elapsed: 954 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 85/272 6/32 StigmergyCommit-PT-08a-CTLFireability-07 1303565 m, 17893 m/sec, 10048621 t fired, .
Time elapsed: 959 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 90/272 7/32 StigmergyCommit-PT-08a-CTLFireability-07 1393643 m, 18015 m/sec, 10792251 t fired, .
Time elapsed: 964 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 95/272 7/32 StigmergyCommit-PT-08a-CTLFireability-07 1484872 m, 18245 m/sec, 11546745 t fired, .
Time elapsed: 969 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 100/272 7/32 StigmergyCommit-PT-08a-CTLFireability-07 1577763 m, 18578 m/sec, 12320663 t fired, .
Time elapsed: 974 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 105/272 8/32 StigmergyCommit-PT-08a-CTLFireability-07 1658191 m, 16085 m/sec, 12956825 t fired, .
Time elapsed: 979 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 110/272 8/32 StigmergyCommit-PT-08a-CTLFireability-07 1737278 m, 15817 m/sec, 13583759 t fired, .
Time elapsed: 984 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 115/272 8/32 StigmergyCommit-PT-08a-CTLFireability-07 1824056 m, 17355 m/sec, 14291095 t fired, .
Time elapsed: 989 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 120/272 9/32 StigmergyCommit-PT-08a-CTLFireability-07 1916931 m, 18575 m/sec, 15064604 t fired, .
Time elapsed: 994 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 125/272 9/32 StigmergyCommit-PT-08a-CTLFireability-07 2007907 m, 18195 m/sec, 15816289 t fired, .
Time elapsed: 999 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 130/272 10/32 StigmergyCommit-PT-08a-CTLFireability-07 2098958 m, 18210 m/sec, 16569044 t fired, .
Time elapsed: 1004 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 135/272 10/32 StigmergyCommit-PT-08a-CTLFireability-07 2183676 m, 16943 m/sec, 17252156 t fired, .
Time elapsed: 1009 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 140/272 10/32 StigmergyCommit-PT-08a-CTLFireability-07 2262085 m, 15681 m/sec, 17870732 t fired, .
Time elapsed: 1014 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 145/272 11/32 StigmergyCommit-PT-08a-CTLFireability-07 2344842 m, 16551 m/sec, 18536185 t fired, .
Time elapsed: 1019 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 150/272 11/32 StigmergyCommit-PT-08a-CTLFireability-07 2438204 m, 18672 m/sec, 19314090 t fired, .
Time elapsed: 1024 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 155/272 11/32 StigmergyCommit-PT-08a-CTLFireability-07 2530692 m, 18497 m/sec, 20083782 t fired, .
Time elapsed: 1029 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 160/272 12/32 StigmergyCommit-PT-08a-CTLFireability-07 2621454 m, 18152 m/sec, 20834128 t fired, .
Time elapsed: 1034 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 165/272 12/32 StigmergyCommit-PT-08a-CTLFireability-07 2708338 m, 17376 m/sec, 21541189 t fired, .
Time elapsed: 1039 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 170/272 13/32 StigmergyCommit-PT-08a-CTLFireability-07 2784792 m, 15290 m/sec, 22137334 t fired, .
Time elapsed: 1044 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 175/272 13/32 StigmergyCommit-PT-08a-CTLFireability-07 2865146 m, 16070 m/sec, 22778131 t fired, .
Time elapsed: 1049 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 180/272 13/32 StigmergyCommit-PT-08a-CTLFireability-07 2958114 m, 18593 m/sec, 23551347 t fired, .
Time elapsed: 1054 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 185/272 14/32 StigmergyCommit-PT-08a-CTLFireability-07 3051018 m, 18580 m/sec, 24325711 t fired, .
Time elapsed: 1059 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 190/272 14/32 StigmergyCommit-PT-08a-CTLFireability-07 3143089 m, 18414 m/sec, 25091621 t fired, .
Time elapsed: 1064 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 195/272 15/32 StigmergyCommit-PT-08a-CTLFireability-07 3232800 m, 17942 m/sec, 25831653 t fired, .
Time elapsed: 1069 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 200/272 15/32 StigmergyCommit-PT-08a-CTLFireability-07 3307206 m, 14881 m/sec, 26404803 t fired, .
Time elapsed: 1074 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 205/272 15/32 StigmergyCommit-PT-08a-CTLFireability-07 3385721 m, 15703 m/sec, 27028377 t fired, .
Time elapsed: 1079 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 210/272 16/32 StigmergyCommit-PT-08a-CTLFireability-07 3475933 m, 18042 m/sec, 27773706 t fired, .
Time elapsed: 1084 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 215/272 16/32 StigmergyCommit-PT-08a-CTLFireability-07 3567752 m, 18363 m/sec, 28536780 t fired, .
Time elapsed: 1089 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 220/272 16/32 StigmergyCommit-PT-08a-CTLFireability-07 3659608 m, 18371 m/sec, 29300559 t fired, .
Time elapsed: 1094 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 225/272 17/32 StigmergyCommit-PT-08a-CTLFireability-07 3752048 m, 18488 m/sec, 30071097 t fired, .
Time elapsed: 1099 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 230/272 17/32 StigmergyCommit-PT-08a-CTLFireability-07 3826849 m, 14960 m/sec, 30649904 t fired, .
Time elapsed: 1104 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 235/272 17/32 StigmergyCommit-PT-08a-CTLFireability-07 3904053 m, 15440 m/sec, 31261940 t fired, .
Time elapsed: 1109 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 240/272 18/32 StigmergyCommit-PT-08a-CTLFireability-07 3991719 m, 17533 m/sec, 31985422 t fired, .
Time elapsed: 1114 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 245/272 18/32 StigmergyCommit-PT-08a-CTLFireability-07 4080035 m, 17663 m/sec, 32715226 t fired, .
Time elapsed: 1119 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 250/272 19/32 StigmergyCommit-PT-08a-CTLFireability-07 4168658 m, 17724 m/sec, 33448925 t fired, .
Time elapsed: 1124 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 255/272 19/32 StigmergyCommit-PT-08a-CTLFireability-07 4258145 m, 17897 m/sec, 34192361 t fired, .
Time elapsed: 1129 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 260/272 19/32 StigmergyCommit-PT-08a-CTLFireability-07 4347084 m, 17787 m/sec, 34932758 t fired, .
Time elapsed: 1134 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 265/272 20/32 StigmergyCommit-PT-08a-CTLFireability-07 4447488 m, 20080 m/sec, 35803015 t fired, .
Time elapsed: 1139 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 270/272 20/32 StigmergyCommit-PT-08a-CTLFireability-07 4554569 m, 21416 m/sec, 36744782 t fired, .
Time elapsed: 1144 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 20 (type EXCL) for StigmergyCommit-PT-08a-CTLFireability-07 (local timeout)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 0 0 1 1 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1149 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 17 (type EXCL) for 12 StigmergyCommit-PT-08a-CTLFireability-06
lola: time limit : 272 sec
lola: memory limit: 32 pages
lola: LAUNCH task # 20 (type EXCL) for 19 StigmergyCommit-PT-08a-CTLFireability-07
lola: time limit : 2451 sec
lola: memory limit: 5 pages
lola: FINISHED task # 17 (type EXCL) for StigmergyCommit-PT-08a-CTLFireability-06
lola: result : false
lola: markings : 1
lola: time used : 0.000000
lola: memory pages used : 1
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 1 0 0 3 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 5/272 1/5 StigmergyCommit-PT-08a-CTLFireability-07 61225 m, -898668 m/sec, 415966 t fired, .
Time elapsed: 1154 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 1 0 0 3 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 10/272 1/5 StigmergyCommit-PT-08a-CTLFireability-07 129076 m, 13570 m/sec, 910824 t fired, .
Time elapsed: 1159 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 1 0 0 3 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 15/272 1/5 StigmergyCommit-PT-08a-CTLFireability-07 200198 m, 14224 m/sec, 1438244 t fired, .
Time elapsed: 1164 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 1 0 0 3 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 20/272 2/5 StigmergyCommit-PT-08a-CTLFireability-07 270919 m, 14144 m/sec, 1964777 t fired, .
Time elapsed: 1169 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 1 0 0 3 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 25/272 2/5 StigmergyCommit-PT-08a-CTLFireability-07 342338 m, 14283 m/sec, 2497971 t fired, .
Time elapsed: 1174 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 1 0 0 3 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 30/272 2/5 StigmergyCommit-PT-08a-CTLFireability-07 425033 m, 16539 m/sec, 3149664 t fired, .
Time elapsed: 1179 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 1 0 0 3 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 35/272 3/5 StigmergyCommit-PT-08a-CTLFireability-07 503025 m, 15598 m/sec, 3750495 t fired, .
Time elapsed: 1184 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 1 0 0 3 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 40/272 3/5 StigmergyCommit-PT-08a-CTLFireability-07 586331 m, 16661 m/sec, 4410682 t fired, .
Time elapsed: 1189 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 1 0 0 3 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 45/272 3/5 StigmergyCommit-PT-08a-CTLFireability-07 662911 m, 15316 m/sec, 4996795 t fired, .
Time elapsed: 1194 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 1 0 0 3 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 50/272 4/5 StigmergyCommit-PT-08a-CTLFireability-07 747206 m, 16859 m/sec, 5668301 t fired, .
Time elapsed: 1199 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 1 0 0 3 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 55/272 4/5 StigmergyCommit-PT-08a-CTLFireability-07 823004 m, 15159 m/sec, 6246751 t fired, .
Time elapsed: 1204 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 1 0 0 3 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 60/272 4/5 StigmergyCommit-PT-08a-CTLFireability-07 906175 m, 16634 m/sec, 6907585 t fired, .
Time elapsed: 1209 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 1 0 0 3 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 65/272 5/5 StigmergyCommit-PT-08a-CTLFireability-07 983315 m, 15428 m/sec, 7499582 t fired, .
Time elapsed: 1214 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 1 0 0 3 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 70/272 5/5 StigmergyCommit-PT-08a-CTLFireability-07 1066762 m, 16689 m/sec, 8162320 t fired, .
Time elapsed: 1219 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 1 0 0 3 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 1 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
20 CTL EXCL 75/272 5/5 StigmergyCommit-PT-08a-CTLFireability-07 1142083 m, 15064 m/sec, 8740175 t fired, .
Time elapsed: 1224 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: CANCELED task # 20 (type EXCL) for StigmergyCommit-PT-08a-CTLFireability-07 (memory limit exceeded)
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
PENDING FORMULAS: CATEGORY IDL ACT RUN SUS FIN C/T C/M OBS
StigmergyCommit-PT-08a-CTLFireability-01: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-02: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-03: CTL 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-06: DISJ 0 1 0 0 3 0 0 0
StigmergyCommit-PT-08a-CTLFireability-07: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-08: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-09: CONJ 0 2 0 0 2 0 0 0
StigmergyCommit-PT-08a-CTLFireability-10: CTL 0 0 0 0 1 0 1 0
StigmergyCommit-PT-08a-CTLFireability-11: EG 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-12: F 0 1 0 0 1 0 0 0
StigmergyCommit-PT-08a-CTLFireability-15: CTL 0 0 0 0 1 0 1 0
TASK CATEGORY TYPE TIME/TLIMIT MEM PG/PGLIMIT FORMULA STATUS
Time elapsed: 1229 secs. Pages in use: 32
# running tasks: 1 of 4 Visible: 14
lola: LAUNCH task # 15 (type EXCL) for 12 StigmergyCommit-PT-08a-CTLFireability-06
lola: time limit : 296 sec
lola: memory limit: 32 pages
lola: FINISHED task # 15 (type EXCL) for StigmergyCommit-PT-08a-CTLFireability-06
lola: result : true
lola: markings : 559
lola: fired transitions : 2351
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 7 (type EXCL) for 6 StigmergyCommit-PT-08a-CTLFireability-03
lola: time limit : 338 sec
lola: memory limit: 32 pages
lola: FINISHED task # 7 (type EXCL) for StigmergyCommit-PT-08a-CTLFireability-03
lola: result : true
lola: markings : 560
lola: fired transitions : 2409
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 4 (type EXCL) for 3 StigmergyCommit-PT-08a-CTLFireability-02
lola: time limit : 395 sec
lola: memory limit: 32 pages
lola: FINISHED task # 4 (type EXCL) for StigmergyCommit-PT-08a-CTLFireability-02
lola: result : true
lola: markings : 1019
lola: fired transitions : 2096
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 1 (type EXCL) for 0 StigmergyCommit-PT-08a-CTLFireability-01
lola: time limit : 474 sec
lola: memory limit: 32 pages
lola: FINISHED task # 1 (type EXCL) for StigmergyCommit-PT-08a-CTLFireability-01
lola: result : true
lola: markings : 560
lola: fired transitions : 4034
lola: time used : 1.000000
lola: memory pages used : 1
lola: LAUNCH task # 51 (type EXCL) for 38 StigmergyCommit-PT-08a-CTLFireability-12
lola: time limit : 592 sec
lola: memory limit: 32 pages
lola: FINISHED task # 51 (type EXCL) for StigmergyCommit-PT-08a-CTLFireability-12
lola: result : false
lola: markings : 511
lola: fired transitions : 2295
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 50 (type EXCL) for 25 StigmergyCommit-PT-08a-CTLFireability-09
lola: time limit : 790 sec
lola: memory limit: 32 pages
lola: FINISHED task # 50 (type EXCL) for StigmergyCommit-PT-08a-CTLFireability-09
lola: result : false
lola: markings : 511
lola: fired transitions : 2295
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 36 (type EXCL) for 35 StigmergyCommit-PT-08a-CTLFireability-11
lola: time limit : 1185 sec
lola: memory limit: 32 pages
lola: FINISHED task # 36 (type EXCL) for StigmergyCommit-PT-08a-CTLFireability-11
lola: result : false
lola: markings : 511
lola: fired transitions : 2295
lola: time used : 0.000000
lola: memory pages used : 1
lola: LAUNCH task # 28 (type EXCL) for 25 StigmergyCommit-PT-08a-CTLFireability-09
lola: time limit : 2370 sec
lola: memory limit: 32 pages
lola: FINISHED task # 28 (type EXCL) for StigmergyCommit-PT-08a-CTLFireability-09
lola: result : true
lola: markings : 1361
lola: fired transitions : 4866
lola: time used : 0.000000
lola: memory pages used : 1
lola: Portfolio finished: no open tasks 14
FINAL RESULTS
FINISHED FORMULA: CATEGORY VALUE PRODUCED BY
StigmergyCommit-PT-08a-CTLFireability-01: CTL true CTL model checker
StigmergyCommit-PT-08a-CTLFireability-02: CTL true CTL model checker
StigmergyCommit-PT-08a-CTLFireability-03: CTL true CTL model checker
StigmergyCommit-PT-08a-CTLFireability-04: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-06: DISJ true CTL model checker
StigmergyCommit-PT-08a-CTLFireability-07: CTL unknown AGGR
StigmergyCommit-PT-08a-CTLFireability-08: CTL unknown AGGR
StigmergyCommit-PT-08a-CTLFireability-09: CONJ true CONJ
StigmergyCommit-PT-08a-CTLFireability-10: CTL unknown AGGR
StigmergyCommit-PT-08a-CTLFireability-11: EG false state space / EG
StigmergyCommit-PT-08a-CTLFireability-12: F true state space / EG
StigmergyCommit-PT-08a-CTLFireability-13: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-14: CTL false CTL model checker
StigmergyCommit-PT-08a-CTLFireability-15: CTL unknown AGGR
Time elapsed: 1230 secs. Pages in use: 32
Sequence of Actions to be Executed by the VM
This is useful if one wants to reexecute the tool in the VM from the submitted image disk.
set -x
# this is for BenchKit: configuration of major elements for the test
export BK_INPUT="StigmergyCommit-PT-08a"
export BK_EXAMINATION="CTLFireability"
export BK_TOOL="lolaxred"
export BK_RESULT_DIR="/tmp/BK_RESULTS/OUTPUTS"
export BK_TIME_CONFINEMENT="3600"
export BK_MEMORY_CONFINEMENT="16384"
export BK_BIN_PATH="/home/mcc/BenchKit/bin/"
# this is specific to your benchmark or test
export BIN_DIR="$HOME/BenchKit/bin"
# remove the execution directoty if it exists (to avoid increse of .vmdk images)
if [ -d execution ] ; then
rm -rf execution
fi
# this is for BenchKit: explicit launching of the test
echo "====================================================================="
echo " Generated by BenchKit 2-5348"
echo " Executing tool lolaxred"
echo " Input is StigmergyCommit-PT-08a, examination is CTLFireability"
echo " Time confinement is $BK_TIME_CONFINEMENT seconds"
echo " Memory confinement is 16384 MBytes"
echo " Number of cores is 4"
echo " Run identifier is r455-smll-167912647400490"
echo "====================================================================="
echo
echo "--------------------"
echo "preparation of the directory to be used:"
tar xzf /home/mcc/BenchKit/INPUTS/StigmergyCommit-PT-08a.tgz
mv StigmergyCommit-PT-08a execution
cd execution
if [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "UpperBounds" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] || [ "CTLFireability" = "StateSpace" ]; then
rm -f GenericPropertiesVerdict.xml
fi
pwd
ls -lh
echo
echo "--------------------"
echo "content from stdout:"
echo
echo "=== Data for post analysis generated by BenchKit (invocation template)"
echo
if [ "CTLFireability" = "UpperBounds" ] ; then
echo "The expected result is a vector of positive values"
echo NUM_VECTOR
elif [ "CTLFireability" != "StateSpace" ] ; then
echo "The expected result is a vector of booleans"
echo BOOL_VECTOR
else
echo "no data necessary for post analysis"
fi
echo
if [ -f "CTLFireability.txt" ] ; then
echo "here is the order used to build the result vector(from text file)"
for x in $(grep Property CTLFireability.txt | cut -d ' ' -f 2 | sort -u) ; do
echo "FORMULA_NAME $x"
done
elif [ -f "CTLFireability.xml" ] ; then # for cunf (txt files deleted;-)
echo echo "here is the order used to build the result vector(from xml file)"
for x in $(grep '
echo "FORMULA_NAME $x"
done
elif [ "CTLFireability" = "ReachabilityDeadlock" ] || [ "CTLFireability" = "QuasiLiveness" ] || [ "CTLFireability" = "StableMarking" ] || [ "CTLFireability" = "Liveness" ] || [ "CTLFireability" = "OneSafe" ] ; then
echo "FORMULA_NAME CTLFireability"
fi
echo
echo "=== Now, execution of the tool begins"
echo
echo -n "BK_START "
date -u +%s%3N
echo
timeout -s 9 $BK_TIME_CONFINEMENT bash -c "/home/mcc/BenchKit/BenchKit_head.sh 2> STDERR ; echo ; echo -n \"BK_STOP \" ; date -u +%s%3N"
if [ $? -eq 137 ] ; then
echo
echo "BK_TIME_CONFINEMENT_REACHED"
fi
echo
echo "--------------------"
echo "content from stderr:"
echo
cat STDERR ;